Goals
To get to know our new SV1 at OSC
To gain insight into performance issues arising from the new architectural features of the SV1
- Vector cache
- Multi-stream processors (MSPs)
To characterize the machine performance in a variety of real-world applications
To begin to study the migration of code developed for Y-MP/C90/T90 series machines to Crayís new architecture roadmap