Memory Structure

• Same memory hardware as the J90, although the SV1 CPU is six times faster

• Interleaved:

• Bank busy time = 14 CP

• At OSC nbanks = 512

Previous slide

Next slide

Back to first slide

View graphic version

• Leadin: An additional reason why the cache is important is that the memory hardware is the same as the J90

• -While we saw a significant increase in processor performance, there was not a correspoinding increase in main memory performance.

• -Also, as with older cray systems, memory is still interleaved and memory bank conflicts are still a potential source for low performance