## CRD



# Optimizing Performance of Superscalar Codes for a Single Cray X1 MSP Processor

Hongzhang Shan
Erich Strohmaier
Future Technology Group
Computational Research Center
Lawrence Berkeley National Laboratory





#### **Motivation**



#### Architecture

Merging trend of superscalar and vector.

#### Application

Many applications developed for superscalar platform --- superacalar codes.

#### Questions


- How superscalar codes perform on new vector architectures?
- How much programming effort needed?





#### Cray X1 (MSP)





- Decoupled microarchitecture
- Both Vector and Multi-stream
- Deep Memory Hierarchies: register files, cache, local memory, remote memory





#### Performance Implications



- Traditional performance features of vector processors:
  - Vector Length
  - Memory bank conflicts
  - Data chaining
- New features:
  - Multi-streaming
  - Memory Hierarchies
- Need to understand how performance will be affected by these factors



## CRD

#### **Outline**



- Motivation
- Performance Characteristics of Cray X1
- Performance Optimization
- Summary





#### **Apex-Map**



- Apex is a project to simulate performance of applications with a synthetic benchmark.
- Apex-MAP simulates application memory behavior using non-uniform random access
  - a : Data Reuse (temporal locality)
  - L : Contiguous access length (spatial locality)
  - M: amount of memory used


Visit http://ftg.lbl.gov





#### **Kernel for Apex-Map**





distribution function with parameter a


Max Reuse: repeat same index Uniform Distribution





#### **Effect of L**






• Longer vector still strongly preferred.





#### **Break-Even Point**






• Vector operation for this kernel becomes efficient for L > 16.





#### Effect of a





 Data Reuse Matters, but effect is much smaller.






#### **Memory Bank Conflicts**








 Memory bank conflicts cause significant performance loss





#### **Effect of M**





The effect of M is also not significant





### **Performance Characteristics** of Cray X1



- Longer vectors most important
- Memory bank conflicts may significantly degrade the performance
- Data Reuse, memory size matters, but with relative smaller effect
- Multi-streaming is also important



## CRD

#### **Outline**



- Motivation
- Performance Characteristics of Cray X1
- Performance Optimization
- Summary





## **Applications**



	Description	Data Set
NAS CG	Conjugate Gradient Solver	Class C
NAS FFT	3-D FFT	Class B
1-D FFT	1-D FFT	16M
Ocean	simulating eddy currents in an ocean basin	2050*2050
Radix	sorting data in ascending order using radix algorithm	256M
Nbody	Simulation of n-body interaction in three dimensions	2M
ММ	dense matrix-matrix multiplication	2048*2048





#### **Approaches**




- Compiler Directives
  - Inside loops
- Restructuring Application
  - Across loops or functions





#### **Compiler Directives**






- No effect on NAS-CG, Radix
- Substantial performance improvement for other applications
  - Average 18 times better





#### **Average Vector Length**






- Compiler directives only apply to loops
- Need to eliminate data dependence between loop iterations or exploit data parallelism across loops





#### NAS FFT (MSP)





- Directive: vI = 16.7
- Vec-full: change fftblock from 16 to 256, vl=64
- No-Evolve: reduce the memory usage
- Optimized: set fftblock to 64, caching effect



#### **Radix Algorithm**




#### Original:

```
For (I = 0; I < N; I++) {
    key_val = key_from[I] & bb;
    key_val = key_val >> shift;
    bucket[key_val]++;
}
```

#### Optimized (Virtual Processor):


```
For (j=0; j< VP; j++) {
   For (I=0; I < N / VP; I++) {
      key_val = key_from[j*N/VL+I] & bb;
      key_val = key_val >> shift;
      bucket[j][key_val]++;
```





#### Radix (MSP)






- Directive: vl = 1
- Vec-64: using 64\*4 virtual processor, vl=64
- Optimized: use 63\*4 virtual processors





#### Average Vector Length






Average vector length becomes much longer



## CRD

#### **Final Performance**






- Application restructuring is needed to obtain high percentage of peak performance
  - Average performance for optimized kernels is 8 times better than with directives





#### **Caching Effect**






- Using no\_cache\_alloc to prevent cache line allocation for vectorized objects
- Using cache improves performance, but not so significant as restructuring, average 36% better





#### 4 SSP vs. 1 MSP





- MSP better for CG, Radix, otherwise, SSP better
- Average MSP 11% better
- Using more processors may change the results



## CRD

#### **Summary**



- Superscalar codes need performance tuning on Cray X1.
- Compiler directives is the easiest and most efficient way.
- Application restructuring is important.
  - Obtaining longer vector length
  - Avoiding memory bank conflicts
  - Take cache, memory size effect into consideration
  - Multi-streaming

