

Compiling Software Code to FPGA-Based Application Accelerator Processors for the XD1

Doug Johnson

David Gardner

Celoxica, Inc.

doug.johnson@celoxica.com


+1-310-543-2468







HPC Leader XD1 FPGA systems







- Make FPGA programming transparent for High-Performance Computing users
 - Enable FPGA use to enhance compute system performance and flexibility
- Open new applications and new market opportunities for Cray HPC solutions

Algorithm Implementation in FPGAs

Celoxica Turning Software into Silicon




Programming the Cray XD1 FPGA with DK Celoxica





Designing FPGA Hardware from C using the DK Design Suite



Celoxica DK Algorithm Acceleration Flow

Celoxica

Turning Software into Silicon


Algorithm design

►Co-design

Provide rapid iteration of partitioning decisions throughout flow

►Co-verification

Drive continuous system verification from concept to hardware



C-Synthesis


►C to RTL

Generate humanreadable VHDL and Verilog for ASIC RTL handoff

►C to FPGA

Direct implementation to device optimized programmable logic Synthesizable ANSI-C for Hardware Design Celoxica

- Handel-C adds constructs to ANSI-C to enable DK to directly implement hardware
 - fully synthesizable and based upon standard ANSI-C
 - Implements C algorithm direct to optimized FPGA or outputs RTL from C



Fundamental Challenge for C-based Synthesis Celoxica

Turning Software into Silicon

Behavioral Synthesis is:

the automated transformation from a higher level of abstraction (C/SystemC-based Algorithm or TLM implementation) to a hardware implementation (RTL description or gate netlist)


To do this ALL Behavioral Synthesis tools using ANY C/C++-based language must address the following:

- Concurrency
- Timing
- Data Types
- Communication
- Resource Sharing and Implementation

Celoxica Philosophy: Put control in the user's hands!



Course and fine grain parallelism in Handel-C






- Assignments and delay statements take 1 clock cycle
- Combinatorial expressions computed between clock edges
 - Most complex expression determines clock period
 - Example: takes 1+n cycles (n is number of iterations)




- Handel-C has one basic type integer
- May be signed or unsigned
- Can be any width, not limited to 8, 16, 32 etc.
- Fixed-point data types also supported for fractional representation

Variables are mapped to hardware registers.



- Celoxica
 - Turning Software into Silicon
- Allow communication and synchronization between two parallel branches
 - Semantics based on CSP: unbuffered (synchronous) send and receive
- Declaration
 - Specifies data type to be communicated






- Interfaces allow Handel-C designs to connect to external hardware and logic.
- Three types of interfaces
 - Buses used for connecting to external pins
 - Ports used for creating connection points for external logic.

□ e.g. Creating the ports for a VHDL entity

- User Defined used for including external logic blocks inside a Handel-C design.
 - □ e.g. Including an EDIF black box inside a design.



DK Design Suite IDE




Integrated Development Environment (IDE) Celoxica

Turning Software into Silicon

Mix C/C++ & HC (for the description of parallel algorithms)

C/C++ code used in simulation, functional test benches & HW-SW codesign

HC simulated cycle accurately and implemented as EDIF & RTL



- Project management
- Symbolic source browsers
- Syntax highlighting
- Cycle-accurate multithreaded symbolic debugger:
 - single step execution
 - break points;
 - variable watch windows
 - thread focus.
- Mix C/C++ & HC code

- Supports TLM, mixed abstraction modeling & simulation
- ► HC, C & C++ native support

1-	h	ardware_bubble	▼ Debug		🔬 🖄 🚺 🕄
main.hcc					
extern *C { void void void	C++* sv_init_data(uns sv_print_data(un sv_sort_data(uns	the property street of the local division of	ardware_sort. roid hv_sort	the state of the set o	gned char
extern °C extern vo	C* int printf(cha pid hw_sort_data(n(void)	r *fat. unsigned	<pre>unsigned for(i=0; {</pre>	<pre>int i. j: int temp: i<n-1: i+<="" pre=""></n-1:></pre>	++)
extern vo	oid hv_sort_data(n(void)	unsigned	tor(i=0; { for(int temp;	++)
extern vo void main unsig sv_in hv_so	oid hw_sort_data(unsigned	tor(i=0; { for(i=0; for(i=4	<pre>int temp: i<n-1; i+<br="">i=i+1; i<n< pre=""></n<></n-1;></pre>	++) 1: 1++) Cycles a 2
extern vo void main unsig sv_in hv_so	oid hw_sort_data(n(void) gned char data[8] nit_data(data. 8) ort_data(data. (unsigned	tor(i=0; { for(i=0; for(i=4	int temp: i <n-1: i+<br="">i=i+1: i<n k/Thread hardware 0 0 (ma 0 1:</n </n-1:>	++) 1: 1++) Cycles a 2
extern vo void main unsig sv_in hv_so	oid hw_sort_data(n(void) gned char data[8] nit_data(data. 8) ort_data(data. (unsigned	unsigned for(i=0; { for(score) for(for(for(for(for(for(for(for(int temp: i <n-1: i+<br="">i=i+1: i<n k/Thread hardware 0 0 (ma 0 1:</n </n-1:>	++) 1. 1++) Cycles a 2
extern vo void main unsig sv_in hv_so	oid hw_sort_data(n(void) gned char data[8] nit_data(data. 8) ort_data(data. (unsigned	unsigned for(i=0; { for(i=0; for(i=0; for(i=0; for(i=0; for(i=0; for(i=0; for(i=0; for(i=0; for() fo	int temp: i <n-1: i+<br="">i=i+1: i<n k/Thread ○ 0 (ne 0 1: ne</n </n-1:>	++) 1. j++) 2 a 2 Value

Source-level parallel debug

Celoxica


- Single stepping & break points
- HW simulated within the system model
- Fast simulation
- Functional verification with mixed languages
- Architectural exploration
- Refine & transform to HW
- C/C++ testbenches
 developed into models &
 used throughout code

Mixed Language Simulation

Turning Software into Silicon


Celoxica

- Connects with 3rd party simulators
- VHDL/ Verilog/ SystemC/ Simulink/ Software ISS models



C Synthesis to FPGA Gates & RTL

- Auto Generation of EDIF netlist and IEEE RTL
- Static timing related directly to areas of source code for optimization
- Detailed time/area estimations supports experimentation
- Output nets names relate directly to source code.




 Set timing constraints for I/O signals

Celoxica

- Technology mapped (to LUTs) EDIF output
- Use of embedded ALU primitives (e.g. for Stratix DSP blocks & Virtex-II/IV multipliers)
- Automatic pipelining of RAM accesses: (e.g. Actel BlockRAM, Altera EAB and Xilinx BlockRAM)
- Retiming Synthesis




Implementing a Search Kernel Algorithm on Cray's XD1 Using DK



Application Acceleration on the XD1 Celoxica

Turning Software into Silicon

XD1 Application Accelerator



Application Acceleration

- Reconfigurable Computing
- Tightly coupled to Opteron
- FPGA acts like a programmable co-processor
- Performs vector operations
- Well-suited for:
 - Searching, sorting, signal processing, audio/video/image manipulation, encryption, error correction, coding/decoding, packet processing, random number generation.


Slide Courtesy of Cray Inc.

Hypercube Range Search Implementation

- Algorithm has a set of p points and a set of h hypercubes, both of which having d dimensions.
- System identifies each point-hypercube combination where the point lies completely within the hypercube
- All of the point and hypercube parameters are represented by 16-bit positive integers
- Result of the search kernel should be represented as bit-vectors where each bit represents a hit/miss flag for every point-hypercube combination
- Resulting bit-vectors must be written back into the processor's main memory
- Parameters
 - □ Number of points will be limited to around 10⁷
 - □ Number of hypercubes, h, was set at 64
 - Number of dimensions was set to 4


Handel-C Design Flow with DK4.0 for XD1

Celoxica










128,000 points processed 500 times

Calculation takes about 0.47 seconds

Slide Courtesy of Cray Inc.

Celoxica







Copyright © 2005 Celoxica Ltd. All rights reserved. Celoxica and the Celoxica logo and Handel-C are trademarks of Celoxica Limited. All other trademarks acknowledged. The information contained herein is subject to change without notice and is for general guidance only.

