

# Compiling Software Code to FPGA-Based Application Accelerator Processors for the XD1

Doug Johnson

David Gardner

Celoxica, Inc.

[doug.johnson@celoxica.com](mailto:doug.johnson@celoxica.com)


+1-310-543-2468



**CRA Y**

HPC Leader

XD1 FPGA systems



**Celoxica**

Tools for Programming FPGA


from Software

- ▶ **Make FPGA programming transparent for High-Performance Computing users**
- ▶ **Enable FPGA use to enhance compute system performance and flexibility**
- ▶ **Open new applications and new market opportunities for Cray HPC solutions**

SW Compiled for Processor

Celoxica's Software Compiled Silicon

Traditional HW Methodologies



SW Processor Programming Path

Conventional HW Design Path

### Microprocessor


- ▶ Serial execution
- ▶ High power, cost
- ▶ Software programmable

### HW/SW Accelerated System

- ▶ Optimized performance
- ▶ Optimized power, cost
- ▶ SW programming flexibility

### Application-Specific Hardware

- ▶ Parallel performance
- ▶ Low power, cost
- ▶ Long, expensive design cycle



# Designing FPGA Hardware from C using the DK Design Suite




## Algorithm design

### ► Co-design

Provide rapid iteration of partitioning decisions throughout flow

### ► Co-verification

Drive continuous system verification from concept to hardware



## C-Synthesis


### ► C to RTL

Generate human-readable VHDL and Verilog for ASIC RTL hand-off

### ► C to FPGA

Direct implementation to device optimized programmable logic

- ▶ **Handel-C adds constructs to ANSI-C to enable DK to directly implement hardware**
  - fully synthesizable and based upon standard ANSI-C
  - Implements C algorithm direct to optimized FPGA or outputs RTL from C





## ***Behavioral Synthesis*** is:

***the automated transformation from a higher level of abstraction  
(C/SystemC-based Algorithm or TLM implementation)  
to a hardware implementation  
(RTL description or gate netlist)***

**To do this ALL Behavioral Synthesis tools using ANY C/C++-based language must address the following:**

- **Concurrency**
- **Timing**
- **Data Types**
- **Communication**
- **Resource Sharing and Implementation**

**Celoxica Philosophy: Put control in the user's hands!**



- ▶ **Course and fine grain parallelism in Handel-C**

```
void main(void)
{
    par{
        processA(...);
        processB(...);
        ...
    }
}
```

```
// 1 Clock Cycle
par{
    a=1;
    b=2;
    c=3;
}
```


```
// 3 Clock Cycles
a=1;
b=2;
c=3;
```

- ▶ **Assignments and delay statements take 1 clock cycle**
- ▶ **Combinatorial expressions computed between clock edges**
  - **Most complex expression determines clock period**
  - **Example: takes 1+n cycles (n is number of iterations)**

```
index = 0;           // 1 Cycle
while (index < length){
    if(table[index] = key)
        found=index; // 1 Cycle
    else
        index = index+1; // 1 Cycle
    }
}
```



- ▶ **Allow communication and synchronization between two parallel branches**
  - Semantics based on CSP: unbuffered (synchronous) send and receive
- ▶ **Declaration**
  - Specifies data type to be communicated



- ▶ **Interfaces allow Handel-C designs to connect to external hardware and logic.**
  
- ▶ **Three types of interfaces**
  - **Buses – used for connecting to external pins**
  
  - **Ports – used for creating connection points for external logic.**
    - e.g. Creating the ports for a VHDL entity
  
  - **User Defined – used for including external logic blocks inside a Handel-C design.**
    - e.g. Including an EDIF black box inside a design.


# DK Design Suite IDE



Mix C/C++ & HC (for the description of parallel algorithms)

C/C++ code used in simulation, functional test benches & HW-SW co-design

HC simulated cycle accurately and implemented as EDIF & RTL




- ▶ Project management
- ▶ Symbolic source browsers
- ▶ Syntax highlighting
- ▶ Cycle-accurate multithreaded symbolic debugger:
  - single step execution
  - break points;
  - variable watch windows
  - thread focus.
- ▶ Mix C/C++ & HC code



- ▶ Supports TLM, mixed abstraction modeling & simulation
- ▶ HC, C & C++ native support

- ▶ Source-level parallel debug
- ▶ Single stepping & break points
- ▶ HW simulated within the system model
- ▶ Fast simulation
- ▶ Functional verification with mixed languages
- ▶ Architectural exploration
- ▶ Refine & transform to HW
- ▶ C/C++ testbenches developed into models & used throughout code



- ▶ Connects with 3<sup>rd</sup> party simulators
- ▶ VHDL/ Verilog/ SystemC/ Simulink/ Software ISS models

The screenshot displays a Mixed Language Simulation environment. A code editor window shows the following C++ interface declaration:

```
// Interface declaration
interface TTL7446(unsigned 7 segments, unsigned 1 rbon)
  decode(unsigned 1 ltn=ltnVal, unsigned 1 rbin=rbinVal,
         unsigned 4 digit=digitVal, unsigned 1 bin=binVal));
```

The environment also includes a project browser on the left, a console window at the bottom showing the execution of a main function, and a waveform viewer on the right displaying digital signals for various components like '7446\_wrap' and 'bin'.

- ▶ IP reuse
- ▶ Static timing analysis
- ▶ Libraries for HW-SW simulation, system modeling
- ▶ Libraries for virtual peripherals & platform abstraction

- ▶ Auto Generation of EDIF netlist and IEEE RTL
- ▶ Static timing related directly to areas of source code for optimization
- ▶ Detailed time/area estimations supports experimentation
- ▶ Output nets names relate directly to source code.

The screenshot displays the Celoxica synthesis tool interface. On the left, a dropdown menu shows file formats: EDIF, Debug, Release, EDIF, VHDL, and Verilog. Below it, a window titled 'Longest paths' is visible. The main area is divided into several panels:

- Optimizations:** Includes tabs for 'Chp', 'Linker', and 'Build commands'. It shows the 'Family' set to 'Altera Stratix GX (AlteraStratixGX)' and a list of devices including 'Xilinx Spartan-II', 'Xilinx Spartan-3', 'Xilinx Virtex', 'Xilinx Virtex-E', 'Xilinx Virtex-II', 'Xilinx Virtex-II Pro', 'Xilinx Virtex-II Pro X', and 'Xilinx Virtex-4'. The 'Speed Grade' is set to '5' and the 'Part' is 'ep1sgx10c1672c5'.
- Preprocessor/Debug/Synthesis/Optimizations:** This panel contains several checkboxes and dropdowns for optimization settings:
  - 'Expand netlist for:' is set to 'Speed (-N+speed)'. A dropdown arrow is visible.
  - 'Enable mapping to ALUs' is checked.
  - 'Limit ALUs of type:' is set to 'STRATIX\_DSP' and 'to:' is set to '6'.
  - 'Enable mapping to LPM macros (-lpm)' is checked.
  - 'Generate macros above width:' is set to '0'.
  - 'Enable memory pipelining transformations' is checked.
  - 'Disable fast carry chain optimizations' is unchecked.
  - 'Enable technology mapper' is checked.
  - 'Enable retiming' is checked.
- Longest paths summary:** A table showing timing data for different path types across three speed grades.

Longest paths summary

Path	Grade 8	Grade 7	Grade 6
Maximum logic delay from Flip flop to Flip flop	4.40ns	4.62ns	5.20ns
Maximum logic delay from Flip flop to Pin	0.70ns	0.82ns	0.92ns
Maximum logic delay from Pin to Flip flop	1.40ns	1.47ns	1.65ns


- ▶ Set timing constraints for I/O signals
- ▶ Technology mapped (to LUTs) EDIF output
- ▶ Use of embedded ALU primitives (e.g. for Stratix DSP blocks & Virtex-II/IV multipliers)
- ▶ Automatic pipelining of RAM accesses: (e.g. Actel BlockRAM, Altera EAB and Xilinx BlockRAM)
- ▶ Retiming Synthesis

# Implementing a Search Kernel Algorithm on Cray's XD1 Using DK





## XD1 Application Accelerator




## Application Acceleration

- ▶ **Reconfigurable Computing**
- ▶ **Tightly coupled to Opteron**
- ▶ **FPGA acts like a programmable co-processor**
- ▶ **Performs vector operations**
- ▶ **Well-suited for:**
  - **Searching, sorting, signal processing, audio/video/image manipulation, encryption, error correction, coding/decoding, packet processing, random number generation.**

Slide Courtesy of Cray Inc.


## ▶ Hypercube Range Search Implementation

- Algorithm has a set of  $p$  points and a set of  $h$  hypercubes, both of which having  $d$  dimensions.
- System identifies each point-hypercube combination where the point lies completely within the hypercube
- All of the point and hypercube parameters are represented by 16-bit positive integers
- Result of the search kernel should be represented as bit-vectors where each bit represents a hit/miss flag for every point-hypercube combination
- Resulting bit-vectors must be written back into the processor's main memory
- Parameters
  - Number of points will be limited to around  $10^7$
  - Number of hypercubes,  $h$ , was set at 64
  - Number of dimensions was set to 4





## 2.2 GHz Opteron




FPGA processing 64 hypercubes/cycle

$140\text{million/sec} * 4 \text{ dimensions} * 2 * 64 \approx 72 \text{ billion comparisons/sec}$

128,000 points processed 500 times  
Calculation takes about 0.47 seconds

Slide Courtesy of Cray Inc.



# Celoxica™

*Copyright © 2005 Celoxica Ltd. All rights reserved. Celoxica and the Celoxica logo and Handel-C are trademarks of Celoxica Limited. All other trademarks acknowledged. The information contained herein is subject to change without notice and is for general guidance only.*

