



Performance Comparison of Cray X1 and Cray Opteron Cluster with Other Leading Platforms Using HPCC and IMB Benchmarks

Rolf Rabenseifner

Subhash Saini¹, Rolf Rabenseifner³, Brian T. N. Gunney², Thomas E. Spelce², Alice Koniges², Don Dossa², Panagiotis Adamidis³, Robert Ciotti¹, Sunil R. Tiyyagura³, Matthias Müller⁴, and Rod Fatoohi⁵

¹NASA Advanced Supercomputing (NAS) Division
NASA Ames Research Center, Moffett Field, California

²Lawrence Livermore National Laboratory

³High Performance Computing Center Stuttgart (HLRS)

⁴ZIH, TU Dresden; ⁵San Jose State University

CUG 2006, May 2006



Outline

- **Computing platforms**
 - Columbia System (NASA, USA)
 - Cray Opteron Cluster (NASA, USA)
 - Dell POWER EDGE (NCSA, USA)
 - NEC SX-8 (HLRS, Germany)
 - Cray X1 (NASA, USA)
 - IBM Blue Gene/L
- **Benchmarks**
 - HPCC Benchmark suite (measurements on 1st four platforms)
 - IMB Benchmarks (measurements on 1st five platforms)
 - Balance analysis based on publicly available HPCC data
- **Summary**





H L R I S

Columbia 2048 System

- Computing platforms
 - Columbia System
 - Cray X1
 - Dell Xeon Cluster
 - Cray Opteron
 - NEC SX-8
- Benchmarks
- Results
- Summary

- Four SGI Altix BX2 boxes with 512 processors each connected with NUMALINK4 using fat-tree topology
- Intel Itanium 2 processor with 1.6 GHz and 9 MB of L3 cache
- SGI Altix BX2 compute brick has eight Itanium 2 processors with 16 GB of local memory and four ASICs called SHUB
- In addition to NUMALINK4, □ InfiniBand (IB) and 10 Gbit Ethernet networks also available
- Processor peak performance is 6.4 Gflop/s; system peak of the 2048 system is 13 Tflop/s
- Measured latency and bandwidth of IB are 10.5 microseconds and 855 MB/s.



3 / 47



H L R I S

Columbia System



NASA H L R I S skipped

SGI Altix 3700

- Itanium 2@ 1.5GHz (peak 6 GF/s)
- 128 FP reg, 32K L1, 256K L2, 6MB L3
- CC-NUMA in hardware
- 64-bit Linux w/ single system image -- looks like a single Linux machine but with many processors

5 / 47

NASA H L R I S skipped

Columbia Configuration

Front End
 - 128p Altix 3700 (RTF)

Networking
 - 10GigE Switch 32-port
 - 10GigE Cards (1 Per 512p)
 - InfiniBand Switch (288port)
 - InfiniBand Cards (6 per 512p)
 - Altix 3700 2BX 2048 Numalink Kits

Compute Node (Single Sys Image)
 - Altix 3700 (A) 12x512p
 - Altix 3700 BX2 (T) 8x512p

Storage Area Network
 - Brocade Switch 2x128port

Storage (440 TB)
 - FC RAID 8x20 TB (8 Racks)
 - SATARAID 8x35TB (8 Racks)

6 / 47

NASA H L R I S

Cray X1 CPU: Multistreaming Processor

- Computing platforms
 - Columbia System
 - Cray X1
 - Dell Xeon Cluster
 - Cray Opteron
 - NEC SX-8
- Benchmarks
- Results
- Summary

- New Cray Vector Instruction Set Architecture (ISA)
- 64- and 32-bit operations, IEEE floating-point

Single-streaming processor #1

Single-streaming processor #2

Single-streaming processor #3

Single-streaming processor #4

2 MB E-cache

Each Stream:

- 2 vector pipes (32 vector regs. of 64 element ea)
- 64 A & S regs.
- Instruction & data cache

MSP:

- 4 x P-chips
- 4 x E-chips (cache)

Bandwidth per CPU

- Up to 76.8 GB/sec read/write to cache
- Up to 34.1 GB/sec read/write to memory

7 / 47

NASA H L R I S

skipped

Cray X1 Processor Node Module

Cray X1 16 Node
819 GFLOPS

12.8 GF (64bit) MSP

12.8 GF (64bit) MSP

12.8 GF (64bit) MSP

12.8 GF (64bit) MSP

16 or 32 GB Memory
200 GB/s

I/O

I/O

I/O



I/O

100 GB/s

X1 node board has performance roughly comparable to:

- 128 PE Cray T3E system
- 16-32 CPU Cray T90 system

8 / 47



NASA H L R I S

skipped

Cray X1 at NAS




NASA

11 / 47

NASA H L R I S

Intel Xeon Cluster at NCSA ("Tungsten")

- Computing platforms
 - Columbia System
 - Cray X1
 - **Dell Xeon Cluster**
 - Cray Opteron
 - NEC SX-8
- Benchmarks
- Results
- Summary



- 2 CPUs /node
- 1280 nodes
- 3.6 GHz Intel Xeon
- Infiniband

NASA



H L R I S

Cray Opteron Cluster

- Computing platforms
 - Columbia System
 - Cray X1
 - Dell Xeon Cluster
 - **Cray Opteron**
 - NEC SX-8
- Benchmarks
- Results
- Summary



- 2 CPUs/node
- 64 nodes
- AMD 2.GHz Opteron
- Myrinet



13 / 47




H L R I S

NEC SX-8 System

- Computing platforms
 - Columbia System
 - Cray X1
 - Dell Xeon Cluster
 - Cray Opteron
 - **NEC SX-8**
- Benchmarks
- Results
- Summary





NASA H L R | S

SX-8 Technology

- Hardware dedicated to scientific and engineering applications.
- CPU: 2 GHz frequency, 90 nm-Cu technology
- 8000 I/O per CPU chip
- Hardware vector square root
- Serial signalling technology to memory, about 2000 transmitters work in parallel
- 64 GB/s memory bandwidth per CPU
- Multilayer, low-loss PCB board, replaces 20000 cables
- Optical cabling used for internode connections
- Very compact packaging.

The top image shows a square CPU chip with a grid of pins. The bottom image shows a green PCB board with a central orange component and multiple ports, representing the compact packaging.



SX-8 specifications

- 16 GF / CPU (vector)
- 64 GB/s memory bandwidth per CPU
- 8 CPUs / node
- 512 GB/s memory bandwidth per node
- Maximum 512 nodes
- Maximum 4096 CPUs, max 65 TFLOPS
- Internode crossbar Switch
- 16 GB/s (bi-directional) interconnect bandwidth per node
- @ HLRS: 72 nodes = 576 CPUs = 9 Tflop/s (vector)
(12 Tflop/s (total peak))



High End Computing Platforms

Table 2: System characteristics of the computing platforms.

Platform	Type	CPUs / node	Clock (GHz)	Peak/ node (Gflop /s)	Network	Network Topology	Operating System	Location	Processor Vendor	System Vendor
SGI Altix BX2	Scalar	2	1.6	12.8	NUMA-LINK 4	Fat-tree	Linux (Suse)	NASA (USA)	Intel	SGI
Cray X1	Vector	4	0.800	12.8	Proprietary	4D-Hypercube	UNIC OS	NASA (USA)	Cray	Cray
Cray Opteron Cluster	Scalar	2	2.0	8.0	Myrinet	Fat-tree	Linux (Red hat)	NASA (USA)	AMD	Cray
Dell Xeon Cluster	Scalar	2	3.6	14.4	Infini-Band	Fat-tree	Linux (Red hat)	NCSA (USA)	Intel	Dell
NEC SX-8	Vector	8	2.0	16.0	IXS	Multi-stage Crossbar	Super-UX	HLRS (Germany)	NEC	NEC



NASA H L R I S

HPC Challenge Benchmarks

- Computing platforms
- Benchmarks
 - HPCC
 - IMB
- Results
 - HPCC
 - IMB
 - HPCC public data
- Summary

- Basically consists of 7 benchmarks
 - ★ **HPL**: floating-point execution rate for solving a linear system of equations
 - **DGEMM**: floating-point execution rate of double precision real matrix-matrix multiplication
 - ★ **STREAM**: sustainable memory bandwidth
 - ★ **PTRANS**: transfer rate for large data arrays from memory (total network communications capacity)
 - **RandomAccess**: rate of random memory integer updates (GUPS)
 - ★ **FFTE**: floating-point execution rate of double-precision complex 1D discrete FFT
 - ★ **Bandwidth/Latency**: random & natural ring, ping-pong

NAS 19 / 47

NASA H L R I S

HPC Challenge Benchmarks & Computational Resources

HPL
(Jack Dongarra)

CPU
computational speed

Computational resources

Memory bandwidth

Node Interconnect bandwidth

STREAM
(John McCalpin)

Random & Natural Ring Bandwidth & Latency
(my part of the HPCC Benchmark Suite)

NAS 20 / 47

NASA H L R | S

skipped

HPC Challenge Benchmarks

- Top500: solves a system $Ax = b$
- STREAM: vector operations $A = B + s \times C$
- FFT: 1D Fast Fourier Transform $Z = \text{FFT}(X)$
- RandomAccess: random updates $T(i) = \text{XOR}(T(i), r)$

Corresponding Memory Hierarchy

The diagram shows a vertical stack of memory levels: Registers (green), Cache (green), Local Memory (green), Remote Memory (red), and Disk (yellow). Arrows indicate data flow: 'Instr. Operands' from Registers to Cache, 'Blocks' from Cache to Local Memory, 'Messages' from Local Memory to Remote Memory, and 'Pages' from Remote Memory to Disk. Bidirectional arrows between Local Memory and Remote Memory are labeled 'bandwidth' and 'latency'.

- HPCS program has developed a new suite of benchmarks (HPC Challenge)
- Each benchmark focuses on a different part of the memory hierarchy
- HPCS program performance targets will flatten the memory hierarchy, improve real application performance, and make programming easier

NASA

NASA H L R | S

skipped

Spatial and Temporal Locality


Processor
Op1 → Op2 Reuse=2

The diagram shows a horizontal bar representing 'Memory' divided into 12 cells. Three arrows labeled 'Get1', 'Get2', and 'Get3' point to the first, second, and third cells respectively. Three arrows labeled 'Put1', 'Put2', and 'Put3' point to the eighth, ninth, and tenth cells respectively. A bracket under the first three cells is labeled 'Stride=3'.

- Programs can be decomposed into memory reference patterns
- Stride is the distance between memory references
 - Programs with small strides have high "Spatial Locality"
- Reuse is the number of operations performed on each reference
 - Programs with large reuse have high "Temporal Locality"
- Can measure in real programs and correlate with HPC Challenge

22 / 47

NASA



- NASA H L R I S
- ## Intel MPI Benchmarks Used
- Computing platforms
 - Benchmarks
 - HPCC
 - IMB
 - Results
 - HPCC
 - IMB
 - HPCC public data
 - Summary
1. **Barrier:** A barrier function `MPI_Barrier` is used to synchronize all processes.
 2. **Reduction:** Each processor provides A numbers. The global result, stored at the root processor is also A numbers. The number $A[i]$ is the results of all the $A[i]$ from the N processors.
 3. **All_reduce:** `MPI_Allreduce` is similar to `MPI_Reduce` except that all members of the communicator group receive the reduced result.
 4. **Reduce scatter:** The outcome of this operation is the same as an `MPI_Reduce` operation followed by an `MPI_Scatter`
 5. **Allgather:** All the processes in the communicator receive the result, not only the root
- NASA 24 / 47




Intel MPI Benchmarks Used



1. **Allgatherv:** it is vector variant of MPI_ALLgather.
2. **All_to_All:** Every process inputs $A*N$ bytes and receives $A*N$ bytes (A bytes for each process), where N is number of processes.
3. **Send_recv:** Here each process sends a message to the right and receives from the left in the chain.
4. **Exchange:** Here process exchanges data with both left and right in the chain
5. **Broadcast:** Broadcast from one processor to all members of the communicator.




Accumulated Random Ring BW vs HPL Performance

- Computing platforms
- Benchmarks
- Results
 - HPCC
 - IMB
 - HPCC public data
- Summary











NASA H L R I S



Normalized Values of HPCC Benchmark



Ratio	Maximum value
G-HPL	8.729 TF/s
G-EP DGEMM/G-HPL	1.925
G-FFTE/G-HPL	0.020
G-Ptrans/G-HPL	0.039 B/F
G-StreamCopy/G-HPL	2.893 B/F
RandRingBW/PP-HPL	0.094 B/F
1/RandRingLatency	0.197 1/ μ s
G-RandomAccess/G-HPL	4.9e-5 Update/F



NASA 30 / 47

























Summary

- Computing platforms
- Benchmarks
- Results
 - HPCC
 - IMB
 - HPCC public data
- Summary

[HPCC and IMB measurements]

- Performance of vector systems is consistently better than all the scalar systems
- Performance of SX-8 is better than Cray X1
- Performance of SGI Altix BX2 is better than Dell Xeon cluster and Cray Opteron cluster
- IXS (SX-8) > Cray X1 network > SGI Altix BX2 (NL4) > Dell Xeon cluster (IB) > Cray Opteron cluster (Myrinet).

[publicly available HPCC data]

- Cray XT3 has a strongly balanced network
 - similar to NEC SX-8

