

Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes

Georg Hager, Erlangen Regional Computing Center (RRZE)

Gabriele Jost, Texas Advanced Computing Center (TACC)

Rolf Rabenseifner, High Performance Computing Center Stuttgart (HLRS)

Neil Stringfellow, Swiss National Supercomputing Centre (CSCS), presenter

Cray User Group
Atlanta, GA, May 4-7, 2009




Hybrid MPI/OpenMP
Slide 1

H L R I S



Aspects & Outline

- **High Performance Computing (HPC) systems**
 - Always hierarchical hardware design
 - Programming models on hierarchical hardware
- **Mismatch problems**
 - Programming models are not suited for hierarchical hardware
- **Performance opportunities with MPI+OpenMP hybrid programming**
 - NPB BT/SP-MZ benchmark results on Cray XT5
- **Optimization always requires knowledge about the hardware**
 - ... and appropriate runtime support
 - It's a little more complicated than `make; mpirun`




High Performance Computing (HPC) systems → hierarchical hardware design!

- Efficient programming of clusters of SMP nodes

SMP nodes:


- Dual/multi core CPUs
- Multi CPU shared memory
- Multi CPU ccNUMA
- Any mixture with shared memory programming model



- Hardware range

- mini-cluster with dual-core CPUs
- ...
- large constellations with large SMP nodes
 - ... with several sockets (CPUs) per SMP node
 - ... with several cores per socket


→ Hierarchical system layout







- Hybrid MPI/OpenMP programming seems natural

- MPI between the nodes
- OpenMP inside of each SMP node



Which is the best programming model?



- Which programming model is fastest?
- MPI everywhere? 
- Fully hybrid MPI & OpenMP? 
- Something between? (Mixed model) 
- Lore: hybrid programming **slower** than pure MPI
– Why? 


Example from SC

- Pure MPI versus Hybrid MPI+OpenMP (Masteronly)
- What's better?
→ What does it depend on?



Figures: Richard D. Loft, Stephen J. Thomas, John M. Dennis:
Terascale Spectral Element Dynamical Core for Atmospheric General Circulation Models.
Proceedings of SC2001, Denver, USA, Nov. 2001.
<http://www.sc2001.org/papers/pap.pap189.pdf>
Fig. 9 and 10.

Parallel Programming Models on Hybrid Platforms



“Masteronly” mode

This can get ugly...

See also

R. Rabenseifner, G. Wellein: *Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures*. International Journal of High Performance Computing Applications 17(1), 49–62 (2003).

Pure MPI


pure MPI
one MPI process
on each CPU

Advantages

- No modifications on existing MPI codes
- MPI library need not to support multiple threads

Major problems

- Does MPI library internally use different protocols?
 - **Network communication between the nodes**
 - **Shared memory inside of the SMP nodes**
 - Usually true today, but see later
- Does application topology fit on hardware topology?
- MPI-communication inside of SMP nodes – unnecessary?



Hybrid Masteronly

Masteronly
MPI only outside
of parallel regions

Advantages

- No message passing inside SMP nodes
- No intra-node topology problem
(but watch thread placement)

```
for (iteration ....)
{
  #pragma omp parallel
  numerical code
  /*end omp parallel */

  /* on master thread only */
  MPI_Send (original data
  to halo areas
  in other SMP nodes)
  MPI_Recv (halo data
  from the neighbors)
} /*end for loop
```


Major Problems

- All other threads are sleeping
while master thread communicates!
- Inter-node bandwidth saturation?
- As of MPI 2.1, MPI lib must support at
least MPI_THREAD_FUNNELED
(there is no
MPI_THREAD_MASTERONLY)

Overlapping Communication and Computation

MPI communication by one or a few threads while other threads are computing


```
if (my_thread_rank < ...) {  
    MPI_Send/Recv....  
    i.e., communicate all halo data  
} else {  
    Execute those parts of the application  
    that do not need halo data  
    (on non-communicating threads)  
}  
  
Execute those parts of the application  
that need halo data  
(on all threads)
```




Pure OpenMP (on the cluster)

OpenMP only
distributed virtual
shared memory

- Distributed shared virtual memory system needed
- Must support clusters of SMP nodes
- e.g., Intel® Cluster OpenMP
 - Shared memory parallel inside of SMP nodes
 - Communication of modified parts of pages at OpenMP flush (part of each OpenMP barrier)


 by rule of thumb:
**Communication
may be
10 times slower
than with MPI**

i.e., the OpenMP memory and parallelization model
is prepared for clusters!




Mismatch Problems

- None of the programming models fits to the hierarchical hardware (cluster of SMP nodes)
- Several mismatch problems → following slides
- Benefit through hybrid programming → opportunities, see last section
- Quantitative implications → depends on the application



Examples:	No.1	No.2
Benefit through hybrid (see next section)	30%	10%
Loss by mismatch problems	-10%	-25%
Total	+20%	-15%

In most cases:
Both
categories!





The Topology Problem with

pure MPI

one MPI process
on each CPU

Application example on 80 cores:

- Cartesian application with $5 \times 16 = 80$ sub-domains
- On system with 10 x dual socket x quad-core



- + 17 x inter-node connections per node
- 1 x inter-socket connection per node

Sequential ranking of
MPI_COMM_WORLD

Does it matter?



The Topology Problem with

pure MPI

one MPI process
on each CPU


Application example on 80 cores:

- Cartesian application with $5 \times 16 = 80$ sub-domains
- On system with 10 x dual socket x quad-core



- + 32 x inter-node connections per node
- 0 x inter-socket connection per node

Round robin ranking of
MPI_COMM_WORLD





skipped

The Topology Problem with

pure MPI
one MPI process
on each CPU

Application example on 80 cores:


- Cartesian application with $5 \times 16 = 80$ sub-domains
- On system with 10 x dual socket x quad-core



- + 10 x inter-node connections per node
- + 4 x inter-socket connection per node

Two levels of domain decomposition

Bad affinity of cores to ranks





The Topology Problem with pure MPI

one MPI process on each CPU

Application example on 80 cores:

- Cartesian application with $5 \times 16 = 80$ sub-domains
- On system with 10 x dual socket x quad-core



- + 10 x inter-node connections per node
- + 2 x inter-socket connection per node

Two levels of domain decomposition


Good affinity of cores to ranks – best solution if intra-node MPI is “fast”

The Topology Problem with

hybrid MPI+OpenMP

MPI: inter-node communication
OpenMP: inside of each SMP node

Exa.: 2 SMP nodes, 8 cores/node



Problem


- Does application topology inside of SMP parallelization fit on inner hardware topology of each SMP node?

Solutions:

- Domain decomposition inside of each thread-parallel MPI process, and
- first touch strategy with OpenMP

Successful examples:

- Multi-Zone NAS Parallel Benchmarks (MZ-NPB)





The Topology Problem with

hybrid MPI+OpenMP

MPI: inter-node communication
OpenMP: inside of each SMP node

Application example:

- Same Cartesian application aspect ratio: 5 x 16
- On system with 10 x dual socket x quad-core
- 2 x 5 domain decomposition



- + 3 x inter-node connections per node, but ~ 4 x more traffic
- + 2 x inter-socket connections per node

Affinity matters!


H L R | S




The Mapping Problem with mixed model

pure MPI
&
hybrid MPI+OpenMP

Do we have this?
SMP node



... or that?
SMP node



Several multi-threaded MPI process per SMP node:

Problem:

- Where are your processes and threads really located?

Solution:

- Use platform-dependent tools!
- e.g., `ibrun numactl` option on Sun

→ case-study on Cray XT5 with BT-MZ and SP-MZ

Intra-node communication issues

pure MPI

Mixed model
(several multi-threaded MPI processes per SMP node)


Problem:

- If several MPI processes on each SMP node
→ unnecessary (and inefficient?) intra-node communication

Remarks:


- MPI library must use appropriate fabrics / protocol for intra-node communication
- Intra-node bandwidth/latency probably much better than inter-node
→ problem may be small
- MPI implementation may cause unnecessary data copying
→ waste of memory bandwidth

Quality aspects of the MPI library



Realities of intra-node MPI:



IMB Ping-Pong on Cray XT5 – Latency



Affinity matters!

Realities of intra-node MPI:

IMB Ping-Pong on Cray XT5 – Bandwidth



H L R | S




Sleeping threads and network saturation

with Masteronly

MPI only outside of parallel regions

```
for (iteration ....)
{
  #pragma omp parallel
  numerical code
  /*end omp parallel */

  /* on master thread only */
  MPI_Send (original data
  to halo areas
  in other SMP nodes)
  MPI_Recv (halo data
  from the neighbors)
} /*end for loop
```



Problem 1:

- Can the master thread saturate the network?

Solution:

- If not, use mixed model
- Usually no problem on commodity HW today

Problem 2:

- Sleeping threads are wasting CPU time

Solution:

- Overlapping of computation and communication

Overlapping Communication and Computation

MPI communication by one or a few threads while other threads are computing

Three problems:

- the application problem:
 - one must separate application into:
 - **code that can run before the halo data is received**
 - **code that needs halo data**

→ **very hard to do !!!**

- the thread-rank problem:
 - comm. / comp. via thread-rank
 - cannot use work-sharing directives

→ **loss of major OpenMP support**
(see next slide)

- the load balancing problem

```
if (my_thread_rank < 1) {  
    MPI_Send/Recv....  
} else {  
    my_range = (high-low-1) / (num_threads-1) + 1;  
    my_low = low + (my_thread_rank+1)*my_range;  
    my_high=high+ (my_thread_rank+1+1)*my_range;  
    my_high = max(high, my_high)  
    for (i=my_low; i<my_high; i++) {  
        ....  
    }  
}
```

Overlapping Communication and Computation

MPI communication by one or a few threads while other threads are computing

- **Subteams**

- proposal
for OpenMP 3.x?
or OpenMP 4.x

Barbara Chapman et al.:

Toward Enhancing OpenMP's
Work-Sharing Directives.

In proceedings, W.E. Nagel et
al. (Eds.): Euro-Par 2006,
LNCS 4128, pp. 645-654,
2006.

- **Tasking** (OpenMP 3.0)

- works only if app
can cope with
dynamic scheduling

```
#pragma omp parallel
{
  #pragma omp single onthreads( 0 )
  {
    MPI_Send/Recv....
  }
  #pragma omp for onthreads( 1 : omp_get_numthreads()-1 )
  for (.....)
  { /* work without halo information */
  } /* barrier at the end is only inside of the subteam */
  ...
  #pragma omp barrier
  #pragma omp for
  for (.....)
  { /* work based on halo information */
  }
} /*end omp parallel */
```


- **For further examples and performance case studies see:**

R. Rabenseifner, G. Hager, G. Jost, and R. Keller:

Hybrid MPI and OpenMP Parallel Programming. SC08 Tutorial M09

OpenMP: Additional Overhead & Pitfalls

- **Using OpenMP**
 - may prohibit compiler optimization
 - may cause significant loss of computational performance
- Thread fork / join, implicit barriers (see next slide)
- On ccNUMA SMP nodes:
 - E.g. in the masteronly scheme:
 - One thread produces data
 - Master thread sends the data with MPI
 - data may be communicated between NUMA domains
- Amdahl's law for each level of parallelism
- Using MPI-parallel application libraries?
 - Are they prepared for hybrid?




OpenMP Overhead

- As with intra-node MPI, OpenMP loop start overhead varies with the mutual position of threads in a team
- Possible variations
 - Intra-socket vs. inter-socket
 - Different overhead for “parallel for” vs. plain “for”
 - If one multi-threaded MPI process spans multiple sockets,
 - ... are neighboring threads on neighboring cores?
 - ... or are threads distributed “round-robin” across cores?
- Test benchmark: **Vector triad**


```
#pragma omp parallel
for(int j=0; j < NITER; j++){
#pragma omp (parallel) for (nowait)
  for(i=0; i < N; ++i)
    a[i]=b[i]+c[i]*d[i];
    if(OBSCURE)
      dummy(a,b,c,d);
}
```

Look at performance for small array sizes!



OpenMP overhead on Cray XT5

Perf. model:
$$P(N,T) = \frac{N}{N/T \cdot P(N/T,1) + t_{\text{overhead}}}$$




Nomenclature:

1S/2S
1-/2-socket

inner
parallel on inner loop

outer
parallel on outer loop

nowait
no barrier on for loop




Affinity matters!

H L R | S



No silver bullet

- The analyzed programming models do **not** fit on hybrid architectures
 - whether drawbacks are minor or major
 - **depends on applications' needs**
 - But there are major opportunities → see below
- In the NPB-MZ case studies
 - We tried to use an optimal parallel environment
 - **for pure MPI**
 - **for hybrid MPI+OpenMP**
 - i.e., the developers of the MZ codes and we tried to minimize the mismatch problems by using appropriate system tools




Opportunities of hybrid parallelization (MPI & OpenMP)

Overview

- Nested Parallelism
 - Outer loop with MPI / inner loop with OpenMP
- Load-Balancing
 - Using OpenMP *dynamic* and *guided* worksharing
- Memory consumption
 - Significant reduction of replicated data on MPI level
- Chances, if MPI speedup is limited due to “*algorithmic*” problems
 - Significantly reduced number of MPI processes
 - OpenMP threading makes each process “faster”, even if code is already Amdahl-limited

Nested Parallelism

- Example NPB: BT-MZ (Block tridiagonal simulated CFD application)
 - Outer loop:
 - **limited number of zones** → **limited parallelism**
 - **zones with different workload** → **speedup** < $\frac{\text{Max workload of one zone}}{\text{Sum of workload of all zones}}$
 - Inner loop:
 - **OpenMP parallelized (static schedule)**
 - **Not suitable for distributed memory parallelization**
- Principles:
 - Limited parallelism on outer level
 - Additional inner level of parallelism
 - Inner level not suitable for MPI
 - Inner level may be suitable for static OpenMP worksharing



Benchmark Characteristics

- Aggregate sizes and zones:
 - Class B: 304 x 208 x 17 grid points, 64 zones
 - **Class C: 480 x 320 x 28 grid points, 256 zones**
 - Class D: 1632 x 1216 x 34 grid points, 1024 zones
 - Class E: 4224 x 3456 x 92 grid points, 4096 zones

- **BT-MZ:**
Block tridiagonal simulated CFD application

- Size of the zones varies widely:
 - large/small about 20
 - requires multi-level parallelism to achieve a good load-balance

- **SP-MZ:**
Scalar Pentadiagonal simulated CFD application


- Size of zones identical
 - no load-balancing required

Expectations:

Pure MPI:
Load-balancing
problems!


Good candidate
for
MPI+OpenMP

Load-balanced on
MPI level:
Pure MPI should
perform best



Cray XT5 Experiments



- Results obtained by the courtesy of the HPCMO Program and the Engineer Research and Development Center Major Shared Resource Center, Vicksburg, MS (<http://www.erdhpc.mil/index>)
- Cray XT5 is located at the Arctic Region Supercomputing Center (ARSC)
 - 432- Cray XT5 compute nodes with
 - 32 GB of shared memory per node (4 GB per core)
 - 2 - quad core 2.3 GHz AMD Opteron processors per node.
 - 1 - Seastar2+ Interconnect Module per node.
 - Cray Seastar2+ Interconnect between all compute and login nodes
- Compilation:
 - Cray ftn compiler based on PGI pgf90 7.2.2
 - `ftn -fastsse -tp barcelona-64 -r8 -mp=nonuma`
- Execution :
 - MPICH based MPI-2
 - `export OMP_NUM_THREADS={8,4,2,1}`
 - `aprun -n NPROCS -N 1 -d 8 ./a.out`
 - `aprun -n NPROCS -S {1,2,4} -d {4,2,1} ./a.out`




Cray XT5 Process Placement

```
export OMP_NUM_THREADS=8  
aprun -n 64 -N 1 -d 8 bt-mz.C.64x8
```

```
export OMP_NUM_THREADS=4  
aprun -n 128 -S 1 -d 4 bt-mz.C.128x4
```



NPB-MZ Class C Scalability on Cray XT5



- Results reported for 16-512 cores

- ① SP-MZ pure MPI scales up to 256 cores
- ② SP-MZ MPI/OpenMP scales to 512 cores
- ③ SP-MZ MPI/OpenMP outperforms pure MPI for 128, 256 cores
- ④ BT-MZ MPI does not scale
- ⑤ BT-MZ MPI/OpenMP scales to 512 cores, outperforms pure MPI

Expected:
#MPI Processes limited

Unexpected!

Expected:
Best load-balance for 64x8 !



Conclusions & outlook

- Future High Performance Computing (HPC)
 - always hierarchical hardware design
- Mismatches and chances with current MPI based programming models
 - Some new features are needed
 - Some optimizations can be done best by the application itself

MPI + OpenMP:

- Often hard to solve the mismatch problems
- May be a significant chance for performance
 - (huge) amount of work

- Optimization always requires knowledge on the hardware:
 - Qualitative and quantitative information is needed
 - through a standardized interface?
- ... and don't forget the usual OpenMP pitfalls
 - Fork/join, barriers, NUMA placement

