

Optimizing for MPI*/OpenMP* on Intel® Xeon Phi™ <u>Coprocessors</u>

CUG 2014, Lugano, Switzerland

Jim Jeffers, John Pennycook, Hans Pabst, Heinrich Bockhorst, Intel Corporation

Vince Betro, Paul Peltz, National Institute for Computational Sciences, UTenn

Agenda

Aims

- Focus on techniques, not syntax.
- Maximise hands-on programming experience.
- Demonstrate performance gains for real-life applications.

FAQ Session

- E-mail your questions to: john.pennycook@intel.com
- Most frequent/interesting answered at the end of the day



Agenda

08:30	Introduction to Intel [®] Xeon Phi [™] Coprocessors	John Pennycook, Jim Jeffers
09:30	Cluster Administration	Paul Peltz
09:45	Hands-on: Logging in and Running Applications	
10:00	Break	
10:30	MPI* and OpenMP*	Vince Betro
11:00	Hands-on: MPI*, OpenMP* and Intel® Trace Analyzer and Collector (ITAC)	
12:00	Lunch	
13:00	Compiler-Assisted Offload	Hans Pabst
13:30	Hands-on: Device Extensions in OpenMP* 4.0	
14:30	Break	
14:45	Vectorization	John Pennycook
15:15	Hands-on: Explicit Vectorization with OpenMP* 4.0	
16:15	Frequently Asked Questions	All presenters
16:30	End	

(intel)

It all comes down to PARALLEL PROGRAMMING ! (applicable to processors and Intel® Xeon Phi[™] coprocessors both)

Forward, Preface Chapters:

- 1. Introduction
- 2. High Performance Closed Track Test Drive!
- 3. A Friendly Country Road Race
- 4. Driving Around Town: Optimizing A Real-World Code Example
- 5. Lots of Data (Vectors)
- 6. Lots of Tasks (not Threads)
- 7. Offload
- 8. Coprocessor Architecture
- 9. Coprocessor System Software
- 10. Linux on the Coprocessor
- 11. Math Library
- 12. MPI
- 13. Profiling and Timing
- 14. Summary
- Glossary, Index

Learn more about this book: lotsofcores.com

Intel[®] Xeon Phi[™] Coprocessor High Performance Programming

Jim Jeffers, James Reinders



Available since mid-February 2013.

This book belongs on the bookshelf of every HPC professional. Not only does it successfully and accessibly teach us how to use and obtain high performance on the Intel MIC architecture, it is about much more than that. It takes us back to the universal fundamentals of high-performance computing including how to think and reason about the performance of algorithms mapped to modern architectures, and it puts into your hands powerful tools that will be useful for years to come. -Robert |. Harrison Institute for Advanced Computational Science, Stony Brook University

Intel[®] Xeon Phi[™] Coprocessor High Performance Programming, Jim Jeffers, James Reinders, (c) 2013, publisher: Morgan Kaufmann



"° 2013, James Reinders & Jim Jeffers, book image used with permission

Introduction to Intel[®] Xeon Phi[™] Coprocessors

Parallelism, Parallelism and More Parallelism



5

Parallelism in Modern Computer Architecture

Instruction-Level Parallelism (ILP)

- Pipelining
- Multiple instruction issue
- Out-of-Order execution

Vectorization (SIMD)

Single instructions can be applied to more than one piece of data

Threading (MIMD)

Multiple instances of a program can run simultaneously

Parallelism in Modern Computer Architecture

Instruction-Level Parallelism (ILP)

- Pipelining
- Multiple instruction issue
- Out-of-Order execution

Vectorization (SIMD)

• Single instructions can be applied to more than one piece of data

Threading (MIMD)

Multiple instances of a program can run simultaneously


Heterogeneity in Architecture Designs

Multi-core

- High single-thread performance.
- Low number of threads.
- Suitable for any workload.

Many-core

- Low single-thread performance.
- High number of threads.
- Suitable for highly parallel workloads.



Knights Corner – the first Intel® Xeon Phi™ Coprocessor

Heterogeneity in Architecture Designs

Multi-core

- High single-thread performance.
- Low number of threads.
- Suitable for any workload.

Many-core

- Low single-thread performance.
- High number of threads.
- Suitable for highly parallel workloads.

	Multi-core	Many-core
Clock Rate	≈3 GHz	≈1 GHz
# Cores	4 - 12	≈60
Threads per Core	1 - 2	4
Bandwidth [†]	≈60 GB/s	≈350 GB/s
Thermal Design Power	≈115 W	≈225 W

(intel)


Multi-core vs Many-core – Theoretical Peak Performance

Peak GFLOP/s in Single Precision

- Clock Rate x Cores x Ops/Cycle x SIMD
- 2 x Intel[®] Xeon[®] Processor E5-2670v2
- 2.5 GHz x 20 cores x 2 ops x 8 SIMD
 = 800 GFLOP/s

Intel[®] Xeon Phi[™] Coprocessor 7120P

 1.24 GHz x 61 cores x 2 ops x 16 SIMD = 2420.48 GFLOP/s




ST = Single Thread, MT = Multiple Threads

Architecture of an Intel® Xeon Phi™ Coprocessor Core

Two Pipelines

- Scalar unit based on Pentium[®] processors.
- Dual issue (vector + scalar)
- 512-bit Vector Processing Unit (VPU)
- 4 Hardware Threads
- Cannot issue instructions back to back from same thread
- RR scheduling to hide 4 cycle latency

512 KB L2 Cache



11

Architecture of an Intel® Xeon Phi™ Coprocessor

Cache


- 32 KB L1 / 512 KB L2 per core
- Fully coherent

Core Communication


- Bi-directional ring buffer
- 8 GB GDDR5 shared by all cores

PCIe*

- Gen2
- 16 channels



Future Intel® Xeon Phi™ Processor: Knights Landing



Unconstrained by PCle* offload bottlenecks


Excellent compute density and power efficiency

High **memory bandwidth** through integrated memory

Using Intel® cutting-edge **14nm transistor** technology



Knights Landing Integrated On-Package Memory




Let the hardware automatically Cache manage the integrated on-package Model memory as an "L3" cache between KNL CPU and external DDR

Manually manage how your applicationFlatuses the integrated on-packageModelmemory and external DDR for peakperformance

inte

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Diagram is for conceptual purposes only and only illustrates a CPU and memory – it is not to scale, and is not representative of actual component layout.


Consistent Tools & Programming Models



) | 1


(inte

Wide Range of Development Options




′int

Utilizing an Intel® Xeon Phi™ Coprocessor




- Target Code: Highly parallel (threaded and vectorized) throughout.
- Potential Bottleneck: Serial/scalar code.



- Target Code: Mostly serial, but with expensive parallel regions.
- Potential Bottleneck: PCle* data transfers.

Symmetric



- Target Code: Highly parallel and performs well on both platforms.
- Potential Bottleneck: Load imbalance.



Hands-on: Logging in and Running Applications

Using Beacon @ NICS





INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <u>http://www.intel.com/design/literature.htm</u>

Knights Landing and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

Intel, Look Inside, Xeon, Intel Xeon Phi, Pentium, Cilk, VTune and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright ° 2014 Intel Corporation



Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

Estimated Results Benchmark Disclaimer:

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance.

Software Source Code Disclaimer:

Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.



The above statements and any others in this document that refer to plans and expectations for the third quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "may," "will," "should" and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company's expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions; customer acceptance of Intel's and competitors' products; supply constraints and other disruptions affecting customers; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; and Intel's ability to respond quickly to technological developments and to incorporate new features into its products. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of gualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment. charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel's ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Form 10-Q, Form 10-K and earnings release.



THE UNIVERSITY of TENNESSEE

Administering the Phi in a Cluster Environment

R. Glenn Brook

Director, Application Acceleration Center of Excellence National Institute for Computational Sciences <u>glenn-brook@tennessee.edu</u>

Paul Peltz Jr

HPC Systems Administrator National Institute for Computational Sciences ppeltz@tennessee.edu







- Funded by NSF to port and optimize scientific codes to the Intel[®] Xeon Phi[™] coprocessor
- State-funded expansion focuses on energy efficiency, big data applications, and industry
- Example Codes: PSC, H3D, OMEN, ENZO, MADNESS, NWCHEM, Amber, MILC, and MAGMA

Beacon Cray CS300-AC™ Cluster Supercomputer Peak Performance: 210.1 TFLOP/s				
Nodes	4 service, 6 I/O, 48 compute			
Interconnect	FDR IB Fat Tree			
Interconnect Bandwidth	56 GB/s(total)			
CPU model	Intel Xeon E5-2670			
CPUs per node	2 8-core, 2.6GHz			
Memory Bandwidth	128 GB/s (peak)			
RAM per node	256 GB			
SSD per node	2 x 480 GB (compute),16 x 300 GB (I/O)			
Intel [®] Xeon Phi Coprocessors per node	4 x 5110P 60-core, 1.053GHz 8 GB GDDR5 RAM			

Intel, Xeon, and Intel Xeon Phi are trademarks of Intel Corporation in the U.S. and /or other countries.

Basic Environment

- Installation
 - Diskfull
 - CentOS 6.2
 - Static IPs
- Workload Manager
 - Torque 4.2.6/Moab 7.2
- MPSS 3.1.2
 - In the process of upgrading cluster to MPSS 3.2.x (June)
- Site wide 1.3PB Lustre File System
 - (/lustre/medusa)
- Local 17TB Lustre on ZFS based SSD file system
 - (/lustre/scratch)

MPSS Installation Procedures

- Preparing the System
 - Set up /etc/hosts to follow this format. Many scripts will depend on this later.

10.39.20.12	beacon001	beacon001-eth0
10.39.20.13	beacon001-mic0	
10.39.20.14	beacon001-mic1	
10.39.20.15	beacon002	beacon002-eth0
10.39.20.16	beacon002-mic0	
10.39.20.17	beacon002-mic1	

- Generate ssh keys
- Install OFED Software Stack

MPSS Installation Procedures

MPSS Stack Installation

- pdsh -w cluster[xxx-xxx] yum -y install --nogpgcheck --noplugins -disablerepo=* \$MPSS_LOCATION/*.rpm
- Install extra RPMS as necessary such as \$MPSS_LOCATION/ofed/*.rpm
- micctrl --initdefaults
 - Copy the /etc/mpss/default.conf and /etc/mpss/mic0.conf files to /etc
 - Use these two files as the template for creating a mic-createconf.sh script to generate config files for each node
- Create ifcfg-micbr0 and ifcfg-micX files (External Bridging)
- micctrl --resetconfig

MPSS Upgrade Procedures

- MPSS Stack Removal
 - pdsh -w cluster[xxx-xxx] \$MPSS_LOCATION/uninstall.sh
 - micctrl --initdefaults on test node
 - update template files if necessary
 - micctrl --resetconfig
 - Upgrade firmware with micflash

Torque Prologue/Epilogue

• Prologue

- Set up users home env on MIC
 - Copy ssh keys to \$TMP
 - Build .profile
 - Check health of mpssd service and ofed-mic service
 - Set up user account
 - Export/Mount \$TMP, \$NODE:/opt/intel, /global/opt, and /lustre/\$USER
 - Verify MIC's /etc/hosts and fix if necessary
 - copy over mpiexec.hydra and pmi_proxy to \$TMP

Torque Prologue/Epilogue

Epilogue

- Unmount all shared file systems
- Reboot MICs
 - service ofed-mic stop
 - service mpss restart
 - micctrl -Rw
 - micctrl -rwf
 - service ofed-mic start
- Clean up old processes

Health Checking and Monitoring

- Ganglia
 - Requires post MIC boot RPM installation currently
 - CPU Metrics
 - Intel disables these by default
 - Our testing determined no measurable effect by having them enabled
 - CPU Metrics can be disabled with "gres=noganglia"

Scripting Common Commands

• ssh

- micssh replaces ssh
 - adds -i \$ssh_key option to ssh
- mpiexec
 - micmpiexec replaces mpiexec
 - replaces ssh with micssh
 - passes the appropriate environment variables
 - allows for debuggers such as ddt and totalview

Challenges

- Driver upgrade process (2 to 3.1 and 3.1 to 3.2)
 - The ever changing default conf and micX.conf files
- The micctrl gamble
 - Intel wants to push everything to using micctrl
 - we need a --dry-run flag
- Intel Compilers and Intel MPI
- Kernel Compatibility
 - rpmbuild --rebuild
 - sufficient for mpss driver
 - difficult for OFED 1.5.4.1 (unless you use OFED-3.5)
- SSH Keys
- OFED 1.5.4.1 or 3.5

Acknowledgements

We wish to thank the National Science Foundation for their support of the Beacon project, along with the State of Tennessee.

Contact Information

Paul Peltz Jr

HPC Systems Administrator National Institute for Computational Sciences ppeltz@utk.edu





THE UNIVERSITY of TENNESSEE 🔰 NATIONAL LEADERSHIP IN HPC





Using Intel MPI and OpenMP 4.0 with the Intel Xeon Phi




Vincent C. Betro, Ph.D. Hans Pabst, Intel Heinrich Blockhorst, Intel Cray Users Group—May 5, 2014



NATIONAL INSTITUTE FOR COMPUTATIONAL SCIENCES

OVERVIEW INFORMATION






Use One Software Architecture Today. Scale Forward Tomorrow.



Preserve Your Development Investment

Common Tools and Programming Models for Parallelism




Develop Using Parallel Models that Support Heterogeneous Computing




Intel® MPI Library Overview

- Intel is a leading vendor of MPI implementations and tools
- Optimized MPI application performance
 - Application-specific tuning
 - Automatic tuning
- Low latency
 - Industry leading latency
- Interconnect Independence & Runtime Selection
 - Multi-vendor interoperability
 - Performance optimized support for the latest OFED capabilities through DAPL 2.0
- More robust MPI applications
 - Seamless interoperability with Intel® Trace Analyzer and Collector





Spectrum of Programming Models and Mindsets





Levels of communication speed

- Current clusters are not homogenous regarding communication speed:
 - -Inter node (InfiniBand*, Ethernet, etc)
 - Intra node
 - Inter sockets (Quick Path Interconnect)
 - Intra socket
- Two additional levels to come with Intel® Xeon Phi[™] coprocessor:
 - Host-coprocessor communication
 - Inter coprocessor communication




Selecting network fabrics

- Intel[®] MPI automatically selects the best available network fabric it can find.
 - -Use I_MPI_FABRICS to select a different communication device explicitly
- The best fabric is usually based on InfiniBand* (dapl, ofa) for inter node communication and shared memory for intra node
- Available for Intel® Xeon Phi[™] coprocessor:
 - -shm, tcp, ofa, dapl
 - Availability checked in the order shm:dapl, shm:ofa, shm:tcp (intra:inter)



MPI vs OpenMP: What's the Difference?


- OpenMP is used in a shared memory space
- Often referred to as threading, allows multiple tasks to occur simultaneously which are:
 - Embarrassingly parallel
 - Are working in disjoint areas of memory
 - Can have any "intersections" of threads be caught using atomic or critical sections






MPI vs OpenMP: What's the Difference?


- MPI is used in a distributed memory space
- Often referred to as message passing, allows multiple chunks of a problem's domain to be computed on simultaneously
- Each computer functions alone with the network acting as the bridges between to update values on process boundaries between iterations





MPI vs OpenMP: What's the Difference?

- The two paradigms can be used together
- One example would be having a few MPI ranks on each Xeon Phi and then having many threads spawned by each rank
- Another would be to have MPI tasks on CPUs and offload threaded sections to Xeon Phis





Xeon Phi Programming Models

Native Mode

- Everything runs on the MIC
- All libraries need to be recompiled with -mmic

Offload Mode

- Serial portion runs on host
- Parallel portions are offloaded and run on the MIC



Xeon Phi Programming Models

Native Mode

- Everything runs on the MIC
- All libraries need to be recompiled with -- mmic

... is all we will discuss here. Offload will be covered next by Hans, including OpenMP 4.0!

However, we will briefly chat about offload in terms of having many MPI ranks do it.



CO-PROCESSOR OR HOST MPI




Intel MPI

- The installed Intel MPI library implements the Message Passing Interface, version 2.2 (MPI-2.2) specifications
- 3 Programming models are supported
 - Co-processor only model
 - Symmetric model
 - MPI offload model
- Intel MPI compilers have an extra 'i' in their name: mpiicc, mpiicpc, mpiifort
- MPI applications should be launched from the host compute node using micmpiexec



Coprocessor-only Programming Model

- MPI ranks on Intel® Xeon Phi[™] coprocessor(only)
- All messages into/out of coprocessors
- Intel® Cilk[™] Plus, OpenMP*, Intel® Threading Building Blocks, Pthreads used directly within MPI processes



Build Intel[®] Xeon Phi[™] binary using the Intel[®] compiler.

Upload the binary to the Intel[®] Xeon Phi[™] coprocessor.

Run instances of the MPI application on Intel[®] Xeon Phi[™] coprocessor nodes.



Coprocessor-only Programming Model

- MPI ranks on the Intel® Xeon Phi[™] coprocessor(s) only
- MPI messages into/out of the coprocessor(s)
- Threading possible
- Build the application for the Intel® Xeon Phi[™] coprocessor

```
# mpiicc -mmic -o test_hello.MIC test.c
```

Launch the application on the coprocessor from host
 # ownerst T_MBT_MIC=onable

```
# export I_MPI_MIC=enable
```

```
# mpirun -n 2 -host host-mic0 ./test_hello.MIC
```

- Alternatively: login to the Intel® Xeon Phi[™] coprocessor and start the MPI run there!
- No NFS: Upload the Intel® Xeon Phi[™] executable and add working directory flag

```
# scp ./test_hello.MIC host-mic0:/my_mic_dir/
```

mpirun ... -wdir /my_mic_dir/ ...



Using Intel MPI: MIC 2 MIC


- If one MIC card is not sufficient for your domain decomposition, you may use all MIC cards on the node or even multiple MIC cards on multiple nodes.
- If you need to use MICs on multiple nodes, you must request multiple nodes with qsub and check which ones they are with "cat \$PBS_NODEFILE"
- Note that the MIC requires the –wdir argument

micmpiexec -n 2 -wdir \$TMPDIR -host beacon#-mic0
\$TMPDIR/mpi_hello.MIC : -n 2 -wdir \$TMPDIR -host
beacon#-mic1 \$TMPDIR/mpi_hello.MIC




Symmetric Programming Model

- MPI ranks on Intel® Xeon Phi[™] Architecture and host CPUs
- Messages to/from any core
- Intel® Cilk[™] Plus, OpenMP*, Intel® Threading Building Blocks, Pthreads* used directly within MPI processes



Heterogeneous network of homogeneous CPUs



Build binaries by using the resp. compilers targeting Intel® 64 and Intel® Xeon Phi[™] Architecture.

Upload the binary to the Intel[®] Xeon Phi[™] coprocessor.

Run instances of the MPI application on different mixed nodes.



Symmetric model

- MPI ranks on the coprocessor(s) and host CPU(s)
- MPI messages into/out of the coprocessor(s) and host CPU(s)

Threading possible

Build the application for Intel®64 and the Intel® Xeon Phi[™] Architecture separately

```
# mpiicc -o test_hello test.c
```

```
# mpiicc -mmic -o test_hello.MIC test.c
```

• Launch the application on the host and the coprocessor

 No NFS: Upload the Intel® Xeon Phi[™] executable and add flag # scp ./test_hello.MIC host-mic0:/my_mic_dir/ # mpirun ... : -wdir /my_mic_dir/ ...



Utilize the POSTFIX env variable Support for NFS-shared cards

- Assumption: The current working directory is available with identical path on the coprocessor (e.g. mounted)
- Specify the suffix of the coprocessor binary

export I_MPI_MIC_POSTFIX=.MIC

• Specify the node names in a file

```
# cat mpi_hosts
    host
    host-mic0
```

• Execute in symmetric mode on the host and the coprocessor

export I_MPI_MIC=enable

mpirun -f mpi_hosts -n 4 ./test_hello

• The binary ./test_hello\${I_MPI_MIC_POSTFIX} will be used by mpirun on the coprocessor



Utilize the PREFIX env variable Support for NFS-shared cards

- Assumption: The current working directory is available with identical path on the coprocessor (e.g. mounted)
- Place the coprocessor binary in a separate directory, but with identical basename of the host

mpiicc -mmic -o ./MIC/test_hello test.c

• Specify the prefix of the coprocessor binary

export I MPI MIC PREFIX=./MIC/

• Execute in symmetric mode on the host and the coprocessor

export I MPI MIC=enable

mpirun -f mpi_hosts -n 4 ./test_hello

• The binary \${I_MPI_MIC_PREFIX}./test_hello will be used by mpirun on the coprocessor



Launching an MPI Application with Manually Specified Hosts

- Launch an MPI application on mic0 of the current compute node with
 - o micmpiexec -n 1 -wdir \$TMPDIR -host beacon#mic0 \$TMPDIR/application.MIC
- Launch an MPI application on both mic0 and mic1 of the current compute node with
 - o micmpiexec -n 1 -wdir \$TMPDIR -host beacon#mic0 \$TMPDIR/application.MIC : -n 1 -wdir \$TMPDIR -host beacon#-mic1 \$TMPIDR/application.MIC
- Launch an MPI application on both MICs and the compute node with

o micmpiexec -n 1 -wdir \$TMPDIR -host beacon#mic0 \$TMPDIR/application.MIC : -n 1 -wdir \$TMPDIR -host beacon#-mic1 \$TMPIDR/application.MIC : -n 1 -host beacon# ./application



Launching an MPI Application with a Machine File

- The machine file needs to be of the form <host>:<number of ranks>
- Sample machine file named hosts_file:
 - \circ beacon11:8
 - obeacon12:8
 - \circ beacon11-mic0:2
 - \circ beacon11-mic1:2
 - \circ beacon12-mic0:2
 - \circ beacon12-mic1:2

Launch the MPI application using

Launching an MPI Application with Process Pinning

- export I_MPI_PIN=1
- export I_MPI_PIN_PROCESSOR_LIST="0-6,8-14"
- export I_MPI_DEBUG=4 or 5

 Allows you to pin MPI processes to sockets on the host.



Example of Native Mode MPI application experiences





Both GROMACS and BLAST are bioinformatics packages used to look at proteins, lipids, and nucleic acids, often for the purpose of Genomics research or drug docking research.

Both use the MPI-OpenMP hybrid model of execution, where the problem is decomposed in an embarrassingly parallel fashion over several MPI ranks and then the consequent divisions are threaded in execution.

This approach allows the developers to take advantage of the large number of threads available on the Intel Xeon Phi along with allowing them to decompose the problem well so it fits on a given coprocessor.




MPI on HOST + OFFLOAD on PHI




MPI+Offload Programming Model

- MPI ranks on Intel[®] Xeon[®] processors (only)
- All messages into/out of host CPUs
- Offload models used to accelerate MPI ranks
- Intel® Cilk[™] Plus, OpenMP*, Intel® Threading Building Blocks, Pthreads* within Intel® Xeon Phi[™] coprocessors



Homogenous network of heterogeneous nodes



Build Intel[®] 64 executable with included offload by using the Intel[®] compiler.

Run instances of the MPI application on the host, offloading code onto the coprocessor.

Advantages of more cores and wider SIMD for certain applications



MPI+Offload Programming Model

- MPI ranks on the host CPUs only
- MPI messages into/out of the host CPUs
- Intel® Xeon Phi[™] coprocessor as an accelerator
- Compile for MPI and internal offload
 # mpiicc -o test test.c
- Latest compiler compiles by default for offloading if offload construct is detected!
 - Switch off by -no-offload flag
- Execute on host(s) as usual
 # mpirun -n 2 ./test
- MPI processes will offload code for acceleration



Launching an MPI Application with Each Rank Offloading to a Different Card

• When specifying the target for offload by a given rank, one can use mic:N, where N=0,1,2,3... for as many Xeon Phis as are on the system.

 Despite the fact that the pragmas are preprocessed, one can use N as a variable to allow it to depend on which MPI rank is calling the offload at runtime.



MPI+Offload Support

- How to control mapping of threads on the coprocessor?
 - How do I avoid that offload of first MPI process interferes with offload of second MPI process, i.e. by using identical cores/threads on the coprocessor?
 - Default: No special support (now). Offloads from MPI processes handled by system like offloads from independent processes (or users).

• Define thread affinity manually per single MPI process:



MPI+Offload Support (ctd.)

• Alternative: Use KMP_PLACE_THREADS and Intel® MPI rank number PMI_RANK in a wrapper script:

cat ./wrapoffload.sh cores=\$(((OMP_NUM_THREADS+3)/4)) offset=\$((cores*PMI_RANK)) export KMP_PLACE_THREADS=\${cores}Cx4T,\${offset}0 ./test_mpioffload

export OMP NUM THREADS=8

mpirun -n 4 -host myHost ./wrapoffload.sh

• The mapping will be:

MPI rank 0: KMP PLACE THREADS=2Cx4T,00 == [1-8]MPI rank 1: KMP PLACE THREADS=2Cx4T,20 == [9-16]

OFFLOADING TO MULTIPLE CARDS FROM ONE OR MORE HOST PROCESSES



Simulataneous Computing using OpenMP

- Any OMP call blocks until the statement completes, unless the "nowait" modifier is used
- To use both the host and MIC simultaneously, multiple threads need to be executed on host
 - One or more threads that contain an offload call
 - Other threads have the host do some work
- With OpenMP, this achieved using OpenMP task calls



Offloading to multiple cards from one host process

Unoptimized fashion: <u>http://software.intel.com/en-us/forums/topic/393649</u>

```
//Allocate memory on each of N mics
for(N=0; N<=1; N++){
#pragma offload transfer target(mic:N) nocopy(pi: alloc if(1) free if(0)) signal(&test1[N])
for(N=0; N<=1; N++){
#pragma offload target(mic:N) in(N,num_steps,step,sum) inout(pi[N]) signal(&test[N]) wait(&test1[N])
 #pragma omp parallel for reduction(+:sum)
 for (i=0; i< iter; i++)
 <parallel loop body>
//Free memory on mic
for(N=0; N<=1; N++){
#pragma offload_transfer target(mic:N) nocopy(pi: alloc_if(0) free_if(1)) wait(&test[N])
```



Offloading to multiple cards from one host process

• According to OpenMP 4.0 (and in my opinion to be pedantic and make sure it behaves):



Example of Offload Mode OpenMP application experiences

- NAMD (NAnoscale Molecular Dynamics program)
 - -freeware molecular dynamics simulation package
 - -uses Charm++ parallel programming model
 - -<u>simulates large systems (millions of atoms)</u>

Charm++ has been ported to the Intel Xeon Phi, and NAMD is being run across several Intel Xeon Phis in offload mode on Beacon and other resources.



Useful Environment Variables

- The following applies only to offload mode execution
- All environment variables defined on the host are replicated on the MIC in offload mode
- To modify specific MIC vaules, MIC_ENV_PREFIX must be defined

OMP_NUM_THREADS=8 OMP_STACKSIZE=16M MIC_ENV_PREFIX=MIC_ MIC_OMP_NUM_THREADS=96 MIC_OMP_STACKSIZE=4M

- For csh: setenv ENV_VARIABLE VALUE
- For sh: export ENV_VARIABLE=VALUE



Useful Environment Variables part 2

- OFFLOAD_REPORT can be useful when trying to debug code that offloads
 - OFFLOAD_REPORT=1
 - Gives basic information (e.g. CPU time) about whether code blocks marked for offload are running on the host or coprocessor
 - OFFLOAD_REPORT=2
 - Gives detailed information (e.g. CPU time and data transfer) about the offload process
- Use MIC_HOST_LOG to output traces to a file • MIC HOST LOG=~/app/mic.log



MPI+OPENMP ON CO-PROCESSOR (OR HOST)



Running Hybrid Code in Native Mode

- One major advantage of running on the Xeon Phi is that despite its lower clock speed per core, there are an egregious number of threads that can be spawned from LOCAL MPI ranks on a card
- Here, we will discuss a paradigm for doing this as well as how to determine the optimal combination of MPI ranks and threads such that your domain fits on the cards and the threads remain saturated throughout computation



Traditional Cluster Computing

- MPI is »the« portable cluster solution
- Parallel programs use MPI over cores inside the nodes
 - Homogeneous programming model
 - "Easily" portable to different sizes of clusters
 - No threading issues like »False Sharing« (common cache line)
 - Maintenance costs only for one parallelization model



Traditional Cluster Computing (contd.)

- Hardware trends
 - Increasing number of cores per node plus cores on co-processors
 - Increasing number of nodes per cluster
- Consequence: Increasing number of MPI processes per application
- Potential MPI limitations
 - Memory consumption per MPI process, sum exceeds the node memory
 - Limited scalability due to exhausted interconnects (e.g. MPI collectives)
 - Load balancing is often challenging in MPI




Hybrid Computing

- Combine MPI programming model with threading model
- Overcome MPI limitations by adding threading:
 - Potential memory gains in threaded code
 - Better scalability (e.g. less MPI communication)
 - Threading offers smart load balancing strategies
- Result: Maximize performance by exploitation of hardware (incl. co-processors)




Example: MPI Load Imbalance






Example: Hybrid Load Balance





Options for Thread Parallelism



Choice of unified programming to target Intel® Xeon and Intel® Xeon Phi™!



Intel® MPI Support of Hybrid Codes

- Intel® MPI is strong in mapping control
- Sophisticated default or user controlled
 - I_MPI_PIN_PROCESSOR_LIST for pure MPI
 - For hybrid codes (default, takes precedence):
 - I_MPI_PIN_DOMAIN =<size>[:<layout>]
 - <size> =

Adjust to OMP_NUM_THREADS #CPUs/#MPIprocs (default) Number

<layout> = platform

omp

 $\langle n \rangle$

auto

compact

scatter


According to BIOS numbering Close to each other Far away from each other

Naturally extends to hybrid codes on Intel[®] Xeon Phi[™]



Intel® MPI Support of Hybrid Codes

- Define I_MPI_PIN_DOMAIN to split logical processors into nonoverlapping subsets
- Mapping rule: 1 MPI process per 1 domain



Pin OpenMP threads inside the domain with KMP_AFFINITY (or in the code)



Intel® MPI Environment Support

- The execution command mpirun of Intel® MPI reads argument sets from the command line:
 - Sections between ": " define an argument set (alternatively a line in a configfile specifies a set)
 - Host, number of nodes, but also environment can be set independently in each argument set

mpirun -env I MPI PIN DOMAIN 4 -host myXEON ... : -env I MPI PIN DOMAIN 16 -host myMIC

- Adapt the important environment variables to the architecture
 - OMP_NUM_THREADS, KMP_AFFINITY for OpenMP
 - CILK_NWORKERS for Intel® Cilk[™] Plus



Coprocessor-only and Symmetric Support

- Full hybrid support on Intel[®] Xeon from Intel[®] MPI extends to the Intel[®] Xeon Phi[™] coprocessor
- KMP_AFFINITY=balanced (only on the coprocessor) in addition to scatter and compact
- KMP_PLACE_THREADS=<n>Cx<m>T,<o>O (<n>-Cores times <m>-Threads with <o>-cores Offset, only on coprocessor) in addition to KMP_AFFINITY for exact but still generic thread placement
- Recommendations:
 - Explicitly control where MPI processes and threads run in a hybrid application (according to threading model)
 - Avoid splitting cores among MPI processes, i.e. I_MPI_PIN_DOMAIN should be a multiple of 4
 - Try different KMP_AFFINITY and/or

KMP_PLACE_THREADS settings for your application

OS Thread Affinity Mapping

- The Intel[®] Xeon Phi[™] coprocessor has N cores, each with 4 hardware thread contexts, for a total of M=4*N threads
- The OS maps "procs" to the M hardware threads:

MIC core		0			1		 (N-2)		(N-1)		
MIC HW thread	0	1	2	3	0	1	 3	0	1	2	3
OS "proc"	1	2	3	4	5	6	 (M-4)	0	(M-3)	(M-2)	(M-1)

- The OS runs on proc 0, which lives on core (N-1)!
 - Rule of thumb: Avoid using OS procs 0, (M-3), (M-2), and (M-1) to avoid contention with the OS
 - Only less than 2% resources unused (1/#cores)
 - Especially important when using the offload model due to data transfer activity!
 - But: Non-offload applications may slightly benefit from running on core (N-1)



OS Thread Affinity Mapping (ctd.)

- OpenMP library maps to the OS "procs"
- Examples (for non-offload apps which benefit from core N-1):
 - KMP_AFFINITY=compact,granularity=thread,compact

MIC core	0			1			(N-2)	(N-1)				
MIC HW thread	0	1	2	3	0	1		3	0	1	2	3
OS "proc"	1	2	3	4	5	6		(M-4)	0	(M-3)	(M-2)	(M-1)
OpenMP thread	0	1	2	3	4	5		(M-5)	(M-4)	(M-3)	(M-2)	(M-1)

- KMP_AFFINITY=balanced,granularity=thread OMP_NUM_THREADS=n=M/2

MIC core	0				1	 (N-2)		(N	-1)		
MIC HW thread	0	1	2	3	0	1	 3	0	1	2	3
OS "proc"	1	2	3	4	5	6	 (M-4)	0	(M-3)	(M-2)	(M-1)
OpenMP thread	0	1			3	4		(n-2)	(n-1)		



OS Thread Affinity Mapping (ctd.)

- Use balanced affinity to minimize False Sharing!
 - KMP_PLACE_THREADS=2Cx2T,00
 - but still with implicit default mapping scatter, granularity=thread

MIC core		()			1	 (N-2)		(N	-1)	
MIC HW thread	0	1	2	3	0	1	 3	0	1	2	3
OS "proc"	1	2	3	4	5	6	 (M-4)	0	(M-3)	(M-2)	(M-1)
OpenMP thread	0	2			1	3					

- KMP_PLACE_THREADS=2Cx2T,00 and KMP_AFFINITY=balanced

MIC core	0				1		(N-2)		(N-1)			
MIC HW thread	0	1	2	3	0	1		3	0	1	2	3
OS "proc"	1	2	3	4	5	6		(M-4)	0	(M-3)	(M-2)	(M-1)
OpenMP thread	0	1			2	3						



Additional Resources

- Other documentation, presentations, and even a community forum can be found at
 - -<u>http://software.intel.com/mic-developer</u>
 - <u>http://www.openmp.org/mp-documents/OpenMP4.0.0.pdf</u>
 - Let's do a Trace Analyzer Lab!

http://software.intel.com/en-us/articles/intelr-xeonphitm-advanced-workshop-labs



Contact

Vincent Betro vbetro@tennessee.edu

Help help@nics.utk.edu





OpenMP* 4.0 for HPC in a Nutshell

CUG 2014 · Lugano

Hans Pabst, May 5th 2014 [Slides by Dr. M. Klemm, Intel Corp.]

*Other brands and names are the property of their respective owners.

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2013 Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.


Notice revision #20110804


OpenMP API


- De-facto standard, OpenMP 4.0 out since July 2013
- API for C/C++ and Fortran for shared-memory parallel programming
- Based on directives (pragmas in C/C++)
- Portable across vendors and platforms
- Supports various types of parallelism

Evolution of Hardware (at Intel)









Images not intended to reflect actual die sizes

	64-bit Intel [®] Xeon [®] processor	Intel® Xeon® processor 5100 series	Intel® Xeon® processor 5500 series	Intel® Xeon® processor 5600 series	Intel [®] Xeon [®] processor E5- 2600v2 series	Intel® Xeon Phi™ Co- processor 7120P
Frequency	3.6GHz	3.0GHz	3.2GHz	3.3GHz	2.7GHz	1.238MHz
Core(s)	1	2	4	6	12	61
Thread(s)	2	2	8	12	24	244
SIMD width	128 (2 clock)	128 (1 clock)	128 (1 clock)	128 (1 clock)	256 (1 clock)	512 (1 clock)


Levels of Parallelism in OpenMP 4.0

Cluster		Group of computers communicating through fast intercon OpenMP 4.0 for Devices
Coprocess	sors/Accelerators	Special compute devices attached to the local node through special interconnect
Node		Group of processors communicating through shared memory
Soci	ket	Group of cores communicating through shared cache
C	Core	Group of functional units communicating through registers
	Hyper-Threads	Group of thread contexts sharing functional units
	Superscalar	Group of instructions sharing functional units
	Pipeline	Sequence of instructions sharing functional unit OpenMP 4.0 SIMD
	Vector	Single instruction using multiple functional units


OpenMP Intro in Three Slides (1)

```
#pragma omp parallel
{
    #pragma omp for
    for (i = 0; i<N; i++)
    {...}</pre>
```


```
#pragma omp for
for (i = 0; i< N; i++)
{...}</pre>
```



OpenMP Intro in Three Slides (2)




OpenMP Intro in Three Slides (3)



OpenMP 4.0 for Devices

Device Model

- OpenMP 4.0 supports accelerators/coprocessors
- Device model:
 - One host
 - Multiple accelerators/coprocessors of the same kind



OpenMP 4.0 for Devices - Constructs

- Transfer control [and data] from the host to the device
- Syntax (C/C++) #pragma omp target [data] [clause[[,] clause],...] structured-block
- Syntax (Fortran)

```
!$omp target [data] [clause[[,] clause],...]
structured-block
!$omp end target [data]
```

Clauses


```
device(scalar-integer-expression)
map(alloc | to | from | tofrom: list)
if(scalar-expr)
```

Execution Model

- The target construct transfers the control flow to the target device
 - Transfer of control is sequential and synchronous
 - The transfer clauses control direction of data flow
 - Array notation is used to describe array length
- The target data construct creates a scoped device data environment
 - Does not include a transfer of control
 - The transfer clauses control direction of data flow
 - The device data environment is valid through the lifetime of the target data region
- Use target update to request data transfers from within a target data region

Execution Model

- Data environment is lexically scoped
 - Data environment is destroyed at closing curly brace
 - Allocated buffers/data are automatically released



Example

```
#pragma omp target data device(0) map(alloc:tmp[:N]) map(to:input[:N)) map(from:res)
{
    #pragma omp target device(0)
    #pragma omp parallel for
    for (i=0; i<N; i++)
        tmp[i] = some_computation(input[i], i);</pre>
```

```
update_input_array_on_the_host(input);
```

```
#pragma omp target update device(0) to(input[:N])
```

```
#pragma omp target device(0)
#pragma omp parallel for reduction(+:res)
    for (i=0; i<N; i++)
        res += final_computation(input[i], tmp[i], i)
}</pre>
```

hos

host

teams Construct

- Support multi-level parallel devices
- Syntax (C/C++): #pragma omp teams [clause[[,] clause],...] structured-block
- Syntax (Fortran): !\$omp teams [clause[[,] clause],...] structured-block


```
    Clauses

            num_teams(integer-expression)
            num_threads(integer-expression)
            default(shared | none)
            private(list), firstprivate(list)
            shared(list), reduction(operator : list)
```

Offloading SAXPY to a Coprocessor

```
int main(int argc, const char* argv[]) {
 float *x = (float*) malloc(n * sizeof(float));
 float *y = (float*) malloc(n * sizeof(float));
  // Define scalars n, a, b & initialize x, y
#pragma omp target data map(to:x[0:n])
#pragma omp target map(tofrom:y)
#pragma omp teams num teams(num blocks) num threads(nthreads)
                 aanaa Haanaa Haar
               all do the same
  for (int i = 0; i < n; i += num blocks) {
    for (int j = i; j < i + num blocks; j++) {
        y[j] = a^*x[j] + y[j];
  } }
  free(x); free(y); return 0;
```

Offloading SAXPY to a Coprocessor



Offloading SAXPY to a Coprocessor

```
int main(int argc, const char* argv[]) {
  float *x = (float*) malloc(n * sizeof(float));
  float *y = (float*) malloc(n * sizeof(float));
  // Define scalars n, a, b & initialize x, y

#pragma omp target map(to:x[0:n]) map(tofrom:y)
  {
  #pragma omp teams distribute parallel for \
      num_teams(num_blocks) num_threads(bsize)
     for (int i = 0; i < n; ++i) {
      y[i] = a*x[i] + y[i];
     }
  free(x); free(y); return 0;
}
</pre>
```

SOFTWARE AND SERVICES

OpenMP 4.0 Affinity


NUMA is here to Stay...

- (Almost) all multi-socket compute servers are NUMA systems
 - Different access latencies for different memory locations
 - Different bandwidth observed for different memory locations
- Example: Intel[®] Xeon E5-2600v2 Series processor



Thread Affinity – Why It Matters?

STREAM Triad, Intel[®] Xeon E5-2697v2



Thread Affinity – Processor Binding

Binding strategies depends on machine and the app

- Putting threads far, i.e. on different packages
 - (May) improve the aggregated memory bandwidth
 - (May) improve the combined cache size
 - (May) decrease performance of synchronization constructs
- Putting threads close together, i.e. on two adjacent cores which possible share the cache
 - (May) improve performance of synchronization constructs
 - (May) decrease the available memory bandwidth and cache size (per thread)

SOFTWARE AND SERVICES

Thread Affinity in OpenMP* 4.0

- OpenMP 4.0 introduces the concept of places...
 - set of threads running on one or more processors
 - can be defined by the user
 - pre-defined places available:
 - threads one place per hyper-thread
 - cores
 one place exists per physical core
 - sockets one place per processor package
- ... and affinity policies...
 - spread spread OpenMP threads evenly among the places
 - close pack OpenMP threads near master thread
 - master collocate OpenMP thread with master thread
- ... and means to control these settings
 - Environment variables OMP_PLACES and OMP_PROC_BIND
 - clause proc_bind for parallel regions


SOFTWARE AND SERVICES

Thread Affinity Example

 Example (Intel[®] Xeon Phi[™] Coprocessor): Distribute outer region, keep inner regions close

```
OMP_PLACES=cores(8); OMP_NUM_THREADS=4,4
```

```
#pragma omp parallel proc_bind(spread)
    #pragma omp parallel proc_bind(close)
```



We're Almost Through

- OpenMP 4.0 is a major leap for OpenMP
 - New kind of parallelism has been introduced
 - Support for heterogeneous systems with coprocessor devices

• OpenMP 4.0 has more to offer!


- Improved Fortran 2003 support
- User-defined reductions
- Task dependencies
- Cancellation
- Video series including this content
 - http://software.intel.com/en-us/videos/part-1-of-5-openmp-40-for-simd-and-affinity-features-with-intel-xeon-processorsand-intel

SOFTWARE AND SERVICES

The last Slide...

- OpenMP 4.0 support in Intel[®] Compiler
 - Introduced Intel[®] Composer XE 2013 SP1
 - SIMD Constructs (except combined constructs)
 - OpenMP for devices (except combined constructs)
 - OpenMP Affinity
 - Feature-complete in Intel[®] Composer XE 2015
- Intel[®] Software Development Tools 2015 Beta
 - Try out: http://bit.ly/sw-dev-tools-2015-beta

SOFTWARE AND SERVICES





Optimization Techniques for Implicit and Explicit Vectorization

CUG 2014, Lugano, Switzerland

What is SIMD?

Scalar Code

Executes code one element at a time.

Vector Code

- Executes code multiple elements at a time.
- Single Instruction Multiple Data.


[Scalar] 1 elem at a time addss xmm1, xmm2

[SSE] 4 elems at a time addps xmm1, xmm2

[AVX] 8 elems at a time vaddps ymm1, ymm2, ymm3

[MIC / AVX-512] 16 elems at a time vaddps zmm1, zmm2, zmm3

Preparing Code for SIMD



(inte

Session Plan

Hands-off

- Data Layout and Alignment
- Implicit Vectorization
- Explicit Vectorization
- SIMD Intrinsics

Hands-on

Explicit Vectorization with OpenMP* 4.0



Session Plan

Hands-off

- Data Layout and Alignment
- Implicit Vectorization
- Explicit Vectorization
- SIMD Intrinsics

Hands-on

Explicit Vectorization with OpenMP* 4.0



Data Layout – Why It's Important

Instruction-Level

- Hardware is optimized for contiguous loads/stores.
- Support for non-contiguous accesses differs with hardware. (e.g. AVX2/KNC gather)

Memory-Level

- Contiguous memory accesses are cache-friendly.
- Number of memory streams can place pressure on prefetchers.




Data Layout – Common Layouts

Array-of-Structs (AoS)

Х	у	Z	Х	у	Z
x	у	Z	X	У	Ζ
x	У	Z	X	У	Z

- Pros: Good locality of {x, y, z}.
 1 memory stream.
- Cons: Potential for gather/scatter.

Struct-of-Arrays (SoA)



 Pros: Contiguous load/store.

 Cons: Poor locality of {x, y, z}.
 3 memory streams.

Hybrid (AoSoA)


Х	Х	у	у	Ζ	Z
х	Х	У	У	Z	Z
Х	Х	У	У	z	z

Pros: Contiguous load/store. 1 memory stream.

 Cons: Not a "normal" layout.

7

Data Alignment – Why It's Important



Aligned Load

- Address is aligned.
- One cache line.
- One instruction.

Unaligned Load

- Address is not aligned.
- Potentially multiple cache lines.
- Potentially multiple instructions.

Data Alignment – Why It's Important

Cache Associativity

- L1 and L2 on Knights Corner are 8-way associative.
 - L1: 8 cache lines that are 32KB/8 = 4KB apart.
 - L2: 8 cache lines that are 512KB/8 = 64KB apart.

Set Conflicts

- Occur when references are a multiple of 4K (L1) or 64K (L2) apart.
- Look for high cache miss rate, even though working set < cache capacity.
- Solution is to pad arrays appropriately.



Data Alignment – Sample Applications

1) Align Memory

_mm_malloc(bytes, 64) / !dir\$ attributes align:64


/

2) Access Memory in an Aligned Way

for (i = 0; i < N; i++) { array[i] ... }</pre>


3) Tell the Compiler

- #pragma vector aligned
- __assume_aligned(p, 16)
- __assume(i % 16 == 0)
- / !dir\$ vector aligned
 - !dir\$ assume_aligned (p, 16)
- / !dir\$ assume (mod(i, 16) .eq. 0)





























Session Plan

Hands-off

- Data Layout and Alignment
- Implicit Vectorization
- Explicit Vectorization
- SIMD Intrinsics

Hands-on

Explicit Vectorization with OpenMP* 4.0



Implicit Vectorization

Very powerful, but a compiler cannot make unsafe assumptions.

```
void not_vectorizable
(float* a, float* b, float* c, int* ind) {
    for (int i = 0; i < *g_size; i++) {
        int j = ind[i];
        c[j] += a[i] + b[i];
    }
}</pre>
```

• Unsafe Assumptions:

int* g size;

- a, b and c point to different arrays.
- Value of global g_size is loop-invariant.
- ind[i] is a one-to-one mapping.

Implicit Vectorization

Very powerful, but a compiler cannot make unsafe assumptions.

```
int* g_size;
```

```
void vectorizable
(float* restrict a, float* restrict b, float* restrict c, int* restrict ind) {
    int size = *g_size;
    #pragma ivdep
    for (int i = 0; i < size; i++) {
        int j = ind[i];
        c[j] += a[i] + b[i];
    }
}</pre>
```

- Safe Assumptions:
 - a, b and c point to different arrays. (restrict)
 - Value of global g_size is loop-invariant. (pointer dereference outside loop)
 - ind[i] is a one-to-one mapping. (#pragma ivdep)

| 19

Implicit Vectorization – Improving Performance

Getting code to vectorize is only half the battle

- "LOOP WAS VECTORIZED" != "the code is optimal"
- Vectorized code can be slower than the scalar equivalent.

Compiler will <u>always</u> choose correctness over performance

- "Hints" and pragmas can't possibly cover all the situations...
- ... but we can usually rewrite loop bodies to assist the compiler.



Implicit Vectorization – Common Code Transformations

Pattern:Error checking within a vectorizable loop.Issue:Number of loop iterations unknown at compile time.Original:if (error condition) { exit }Transform:if (error condition) { error = true; } ... if (error) exit

Pattern:	Memory access guarded by conditional.	
Issue:	Compiler cannot assume memory is safe to access.	
Original:	if (condition) a[i] += result;	
Transform:	a[i] += (condition) ? result : 0;	



Implicit Vectorization – Common Code Transformations

Pattern: Loading neighbour values, with a branch for boundary conditions.

Issue(s): Compiler may generate a gather; array[position-1] may be unsafe.

Original: double left = (column > 0)? array[position -1]: boundary

Transform: Pad array with appropriate halo data: avoids branch and ensures load is safe.

Pattern:	Loop contains OpenMP atomics, intrinsics, inline assembly
Issue:	Compiler cannot vectorize these things.
Original:	for () { // vectorizable // non-vectorizable }
Transform:	Separate vectorizable and non-vectorizable code into two loops.

Session Plan

Hands-off

- Data Layout and Alignment
- Implicit Vectorization
- Explicit Vectorization
- SIMD Intrinsics

Hands-on

Explicit Vectorization with OpenMP* 4.0



Explicit Vectorization

Compiler Responsibilities

- Allow programmer to declare that code <u>can</u> and <u>should</u> be run in SIMD.
- Generate the code the programmer asked for.

Programmer Responsibilities

- Correctness (e.g. no dependencies, no invalid memory accesses).
- Efficiency (e.g. alignment, loop order, masking).

Explicit Vectorization – Motivating Example 1

```
float sum = 0.0f;
float *p = a;
int step = 4;
#pragma omp simd reduction(+:sum) linear(p:step)
for (int i = 0; i < N; ++i) {
    sum += *p;
    p += step;
}
```


- The two += operators have different meaning from each other.
- The programmer should be able to express those differently.
- The compiler has to generate different code.
- The variables i, p and step have different "meaning" from each other.

Explicit Vectorization – Motivating Example 2

```
#pragma omp declare simd simdlen(16)
uint32_t mandel(fcomplex c)
{
    uint32_t count = 1; fcomplex z = c;
    for (int32_t i = 0; i < max_iter; i += 1) {
        z = z * z + c;
        int t = cabsf(z) < 2.0f;
        count += t;
        if (!t) { break;}
    }
    return count;
}</pre>
```

- mandel() function is called from a loop over X/Y points.
- We would like to vectorize that outer loop.
- Compiler creates a vectorized function that acts on a vector of 16 c values.

Explicit Vectorization – Performance Impact



M. Klemm, A. Duran, X. Tian, H. Saito, D. Caballero, and X. Martorell, "Extending OpenMP with Vector Constructs for Modern Multicore SIMD Architectures. In Proc. of the Intl. Workshop on OpenMP", pages 59-72, Rome, Italy, June 2012. LNCS 7312.



Explicit Vectorization – Array Notation

"Long Form" C[0:N] = A[0:N] + B[0:N]; D[0:N] = C[0:N] * C[0:N]; "Short Form"

```
for (i = 0; i < N; i += V) {
    C[i:V] = A[i:V] + B[i:V];
    D[i:V] = C[i:V] * C[i:V];
}</pre>
```

- Long form is more elegant, but short form is better for performance.
- Imagine each array assignment as a for loop:
 - For large N, long form will not keep C[0:N] in cache.
 - For appropriate V, short form keeps C[i:V] in registers.
- Some differences between Intel[®] Cilk[™] Plus notation (C/C++) and Fortran 90.



Explicit Vectorization – OpenMP* SIMD Loops

#pragma omp simd / !\$omp simd => for/do loop is a SIMD loop.

safelen (<i>length</i>)	Maximum distance between two iterations executed concurrently by a SIMD instruction.
linear (<i>list[:linear-step]</i>)	List items are private and have a linear relationship with respect to the iteration space.
aligned (<i>list[:alignment]</i>)	List items are aligned to a platform-dependent value (or the value of the optional parameter).

private (*list*), lastprivate (*list*), reduction (*reduction-identifier:list*) and collapse (*n*) are also supported, with functionality matching that of omp for.

Explicit Vectorization – OpenMP* SIMD Functions

#pragma omp declare simd / !\$omp declare simd => function will be called from a SIMD loop.

simdlen (<i>length</i>)	Maximum number of concurrent arguments to the function (i.e. maximum SIMD width).
uniform (<i>argument-list</i>)	List items have the same value for all SIMD lanes, and can therefore be broadcast.
	Function always called inside a conditional. Function never called inside a conditional.

linear (*argument-list[:linear-step]*) and aligned (*argument-list[:alignment]*) are also supported, with functionality matching that of omp simd.

Implicit vs Explicit Vectorization – Important Differences

Implicit

- Automatic dependency analysis. (e.g. recognises SIMD reductions)
- Recognizes idioms with data dependencies.
 (e.g. array[i++] = x; -> vcompress)
- Non-inline functions will be scalarized.
- Limited support for outer-loop vectorization (only with -03).

Explicit

- No dependency analysis.
 (e.g. SIMD reductions <u>must</u> be declared)
- Recognizes idioms without data dependencies.
- Non-inline functions can be vectorized.
- Outer loops can be vectorized.



Session Plan

Hands-off

- Data Layout and Alignment
- Implicit Vectorization
- Explicit Vectorization
- SIMD Intrinsics

Hands-on

Explicit Vectorization with OpenMP* 4.0



SIMD Intrinsics – An Introduction

Intrinsic Functions

- Substituted by compiler for specific instruction(s).
- Higher level of abstraction than assembly.

SIMD Intrinsics

- Explicit vectorization at an instruction level.
- Direct manipulation of SIMD and mask registers.

```
// Scalar code for vector add.
for (int i = 0; i < N; i++) {
    c[i] = a[i] + b[i];
}
// SIMD intrinsics for vector add.
for (int i = 0; i < N; i += 8) {
    _m512 ai = _mm512_load_pd(&a[i]);
    _m512 bi = _mm512_load_pd(&b[i]);
    _m512 ci = _mm512_add_pd(ai, bi);
    _mm512_store_pd(&c[i], ci);
```

(intel)

SIMD Intrinsics – When and How?

When to Use Intrinsics

- You think you can beat the compiler (after asm inspection).
- Your code absolutely needs to run as fast as possible.
- Nothing else works -- intrinsics should be your <u>last resort</u>!

Common Use-cases

- Utilizing particular instructions (e.g. bit-manipulation, cryptography).
- "Horizontal" vectorization (e.g. computing dot products of SIMD registers).
- Exploiting memory layout knowledge (e.g. AoS to SoA transpose).

SIMD Intrinsics – Intel[®] Intrinsics Guide

	(intel) Intrinsics Guide	The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style function Intel instructions - including Intel* SSE, AVX, and more - without the need to write assembly code.	ions that provide access to many
Filter by ISA. 🔫	Technologies MMX SSE	(_mm_search	?
Filter by ISA	 SSE2 SSE3 SSSE3 SSSE4.1 SSE4.2 AVX AVX 	<pre>m512d _mm512_abs_pd (m512d v2) Synopsism512d _mm512_abs_pd (m512d v2) #include "zmmintrin.h" Instruction: vpandq zmm {k}, zmm, m512 CPUID Flag : KNCNI</pre>	vpandq
	AVX2 FMA AVX-512 KNC SVML Other	<pre>Description Finds the absolute value of each packed double-precision (64-bit) floating-point element in v2, storing the results in dst. Operation FOR j := 0 to 7</pre>	Expand any intrinsic for a detailed description.
	Categories Application-Targeted Arithmetic	ENDFOR dst[MAX:512] := 0	
	 Bit Manipulation 	m512d _mm512_mask_abs_pd (m512d src,mmask8 k,m512d v2)	vpandq
Filter by	Cast	m512 _mm512_abs_ps (m512 v2)	vpandd
functionality.	Compare Convert	m512 _mm512_mask_abs_ps (m512 src,mmask16 k,m512 v2)	vpandd
	Cryptography	m512i _mm512_adc_epi32 (m512i v2,mmask16 k2,m512i v3,mmask16	
	 Elementary Math Functions General Support 	m512i _mm512_mask_adc_epi32 (m512i v2,mmask16 k1,mmask16 k2,r k2_res)	m512i v3,mmask16 * vpadcd

Available at: <u>http://software.intel.com/sites/landingpage/IntrinsicsGuide/</u>

SIMD Intrinsics – Performance Impact

"Ninja" Performance Gap

- The gap between naïve code and the <u>best</u>-optimized code.
- Average speed-up of 24x on Sandy Bridge and Knights Ferry.

Closing the Gap

- Apply well-known algorithmic techniques (e.g. cache blocking).
- Use a recent compiler, and explicit vectorization features.
- Average speed-up of only ~1.3x from intrinsics.

N. Satish, C. Kim, J. Chhugani, H. Saito, R. Krishnaiyer, M. Smelyanskiy, M. Girkar and P. Dubey, "Can Traditional Programming Bridge the Ninja Performance Gap for Parallel Computing Applications?", in Proceedings of the International Symposium on Computer Architecture (ISCA), Portland, OR, 2012

36

Hands-on: Explicit Vectorization with OpenMP* 4.0

Accelerating N-Body Codes with SIMD Instructions



Optimization Techniques for Implicit and Explicit Vectorization

Summary

- Intel[®] Composer XE provides many alternative methods for vectorization.
- Generating vector code is <u>not</u> complicated:
 - Compiler reports / tools help with auto-vec.
 - Explicit vectorization an industry standard (OpenMP* 4.0).
- Extensions to existing languages allow you to target vector architectures while keeping your source code readable, maintainable, and familiar.



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <u>http://www.intel.com/design/literature.htm</u>

Knights Landing and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

Intel, Look Inside, Xeon, Intel Xeon Phi, Pentium, Cilk, VTune and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright ° 2014 Intel Corporation



Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

Estimated Results Benchmark Disclaimer:

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance.

Software Source Code Disclaimer:

Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.



The above statements and any others in this document that refer to plans and expectations for the third quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "may," "will," "should" and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company's expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions; customer acceptance of Intel's and competitors' products; supply constraints and other disruptions affecting customers; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; and Intel's ability to respond quickly to technological developments and to incorporate new features into its products. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of gualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment. charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel's ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Form 10-Q, Form 10-K and earnings release.





Optimizing for MPI*/OpenMP* on Intel® Xeon Phi™ Coprocessors

CUG 2014, Lugano, Switzerland

Frequently Asked Questions

Levels of Parallelism

Cluster	Group of computers communicating through fast interconnect
Coprocessors/Accelerators	Special compute devices attached to the local node through special interconnect
Node	Group of processors communicating through shared memory
Socket	Group of cores communicating through shared cache
Соге	Group of functional units communicating through registers
Hyper-Threads	Group of thread contexts sharing functional units
Superscalar	Group of instructions sharing functional units
Pipeline	Sequence of instructions sharing functional units
Vector	Single instruction using multiple functional units



Levels of Parallelism in OpenMP* 4.0

Cluster	Group of computers communicating through fast interconnect				
Coprocessors/Accelerators	Special compute devices attached to the local node through special interconnect				
Node	Group of processors communicating through shared memory				
Socket	Group of cores communicating through shared cache				
Core	Group of functional units communicating through registers				
Hyper-Threads	Group of thread contexts sharing functional units				
Superscalar	Group of instructions sharing functional units				
Pipeline	Sequence of instructions sharing functional units				
Vector	Single instruction using multiple functional units				



Levels of Parallelism in MPI* + OpenMP* 4.0

Cluster	Group of computers communicating through fast interconnectSpecial compute devices attached to the local node through special interconnectGroup of processors communicating through shared memoryGroup of cores communicating through shared cache			
Coprocessors/Accelerators				
Node				
Socket				
Core	Group of functional units communicating through registers			
Hyper-Threads	Group of thread contexts sharing functional units			
Superscalar	Group of instructions sharing functional units			
Pipeline	Sequence of instructions sharing functional units			
Vector	Single instruction using multiple functional units			



Summary

Compilation

- Single toolchain for CPU and MIC; can often just add "-mmic".
- Support for industry standards (including MPI* and OpenMP*).

Optimization

- Biggest benefits from tuning memory and vector behaviour.
- Straightforward parallel tuning techniques still apply.
- Intel tools can help to identify optimization opportunities (and are always improving).
- "Dual-Transforming-Tuning Advantage"; optimize for processor <u>and</u> coprocessor.



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <u>http://www.intel.com/design/literature.htm</u>

Knights Landing and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

Intel, Look Inside, Xeon, Intel Xeon Phi, Pentium, Cilk, VTune and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright ° 2014 Intel Corporation



Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

Estimated Results Benchmark Disclaimer:

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance.

Software Source Code Disclaimer:

Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.



The above statements and any others in this document that refer to plans and expectations for the third quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "may," "will," "should" and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company's expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions; customer acceptance of Intel's and competitors' products; supply constraints and other disruptions affecting customers; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; and Intel's ability to respond quickly to technological developments and to incorporate new features into its products. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of gualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment. charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel's ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Form 10-Q, Form 10-K and earnings release.





Intel[®] Xeon Phi[™] Product Family Intel[®] ITAC

Heinrich Bockhorst, May 5th 2014 Software and Services Group Intel Corporation

Introduction – What is Tracing?

- Record program execution
 - Program events such as function enter/exit, communication
- 1:1 protocol of the actual program execution
 - Sampling gathers statistical information
- Accurate data
- Easily get loads of data



Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



Event based approach

• Event = time stamp + thread ID + description

- Function entry/exit
- Messages
- Collective operations
- Counter samples
- Strengths:
 - Predict detailed program behavior
 - Record exact sequence of program states keep timing consistent
 - Collect information about exchange of messages: at what times and in which order
 - Detect temporal dependencies




Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division Copyright© 2014, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners.



Intel® Trace Analyzer and Collector





Intel® Xeon Phi™ Coprocessor

Software

Software & Services Group, Developer Products Division




Intel® Trace Analyzer and Collector Overview

• Intel[®] Trace Analyzer and Collector helps the developer:

- Visualize and understand parallel application behavior
- Evaluate profiling statistics and load balancing
- Identify communication hotspots

• Features

- Event-based approach
- Low overhead
- Excellent scalability
- Comparison of multiple profiles
- Powerful aggregation and filtering functions
- Fail-safe MPI tracing
- Provides API to instrument user code
- MPI correctness checking
- Idealizer





Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division

Profiles: Flat Function Profile

• Statistics about functions

Group All_Threads					Children of Group All_Threads							
lame	TSelf	TSelf /	⊤Total	#Calls	TSelf /Call	Name	TSelf	TSelf /	TTotal	#Calls	TSelf /Call	4
Group All_Threads		10	si)			- MPI Comm dup						
- PRECON	678.787 445	s	678.787 445 s	49 536	0.013 703 s							
- OMP_SYNC	580.473 344	S	580.473 344 s	296 320	0.001 959 s	Process 31 Threa	d 0 0.913 33	Bs	0.913 338 s	1 546	0.000 59	31 s
- MATMUL	410.463 131	S	410.463 131 s	49 280	0.008 329 s	Process 24 Three			0.801 994 9			
- SOLVER	328,400 819	S	2 169.146 934 s	128	2.565 631 s	Process 28 Threa	d 0 0.756 39	2 s	0.756 392 s	1 5 4 6	0.000 48	39 s
- User_Code	149.746 154	S	2 383.561 817 s	128	1.169 892 s	Process 23 Three	d 0 0.721 32	9 s 	0.721 329 s	1 546	0.000 46	37 s
- MPI_Bcast	94.227 914		94.227 914 s	37 248	0.002 530 s	Process 27 Threa	d 0 0.711 20	7 s 🗾 🗌	0.711 207 s	1 5 4 6	0.000 46	30 s
- ASSEMBLY	43.822 701	s	43.822 701 s	32	1.369 459 s	Process 7 Thread	0 0.643 75	4 s	0.643 754 s	1 546	0.000 41	16 s
- MPI_Barrier	24.222 499		24.222 499 s	49 312	0.000 491 s	Process 15 Threa	d 0 0.637 54	7 s 🗾 🗌	0.637 547 s	1 5 4 6	0.000 41	12 s
MPI_Reduce	23.807 645		23.807 645 s	37 184	0.000 640 s	Process 16 Threa	d 0 0.628 40	3 s 🗾 👘	0.628 403 s	1548	0.000 40)6 s
MPI_Waitall	17.607 615		17.607 615 s	49 472	0.000 356 s	Process 0 Thread	0 0.610 25	4 s 🗾 🗌	0.610 254 s	1546	0.000 39	35 s
- MPI_Comm_dup			11.756 564 s	64	0.183 696 s	Process 8 Thread	0 0.598 69	Bs	0.598 698 s	1548	0.000 38	37 s
—MPI_Isend	7.838 689		7.838 689 s	145 324	0.000 054 s	Process 4 Thread	0 0.594 55	6 s 1	0.594 556 s	1 546	0.000 38	35 s
— MPI_Wtime	7,490 313	s	7.490 313 s	136 192	0.000 055 s	Process 20 Threa	d 0 0.575 36	Bs	0.575 368 s	1 5 4 6	0.000 37	'2 s
- MPI_Irecv	4.909 197	S	4.909 197 s	145 324	0.000 034 s	- Process 25 Threa	d 0 0.573 40	4 s	0.573 404 s	1546	0.000 37	/1 s
- MPI_Finalize	0.006 288	S	0.006 288 s	32		Process 26 Three	d 0 0.571 28	5 s 1 a s 1	0.571 285 s	1 546	0.000 37	/0 s
- MPI_Comm_size	0.001 205	S	0.001 205 s	64	0.000 019 s	Process 11 Threa			0.555 121 s			
^{i_} MPI_Comm_ran	k 0.000 293	S	0.000 293 s	32	0.000 009 s	Process 30 Three	d 0 0.547 25	1 s 🗾 🗌	0.547 251 s	1 546	0.000 35	;4 s
						Process 29 Threa	d 0 0.547 17	7 s 1 1 1 1	0.547 177 s	1546	0.000 35	54 s
						Process 3 Thread	0 0.540 29	Bs	0.540 298 s	1 546	i 0.000 34	19 s
						Process 19 Threa	d 0 0.510 76	5 s s s s	0.510 765 s	1 5 4 6		
						Process 2 Thread	0 0.495 49	1 s	0.495 491 s	1546	0.000 32	20 s
						Process 12 Threa	d 0 0.485 02	3 s 1 1 1	0.485 023 s	1 546		
						Process 5 Thread	0 0.480 01	3 s 1 1 1	0.480 013 s	1546	0.000 31	10 s
						- Process 21 Threa	d 0 0.474 15	D s s s s	0.474 150 s	1546	0.000 30)7 s
						Process 6 Thread	0 0.466 21	2 s 1 1 1	0.466 212 s	1546	0.000 30)2 s
						Process 18 Threa	d 0 0.452 49	5 s 5 s 5 s	0.452 495 s	1 546	0.000 29	33 s
						Process 1 Thread	0 0.448 99	9 s 	0.448 999 s	1546	0.000 29	30 s
						Process 13 Threa	d 0 0.392 86	5 s 5 s 5 s	0.392 865 s	1 546	0.000 25	54 s
						- Process 22 Threa	d 0 0.387 01	Ds s s	0.387 010 s	1546	0.000 25	i0 s
						Process 14 Threa	d 0 0.377 66	4 s 🗾	0.377 664 s	1546	0.000 24	14 s
						Process 17 Threa	d 0 0.377 17	4 s 🗾	0.377 174 s	1546	0.000 24	44 s
						Process 10 Three			0.374 776 s			
						Process 9 Thread	0 0.357 60	3 s 🗾 🖉	0.357 603 s	1 548	0.000 23	31 s
						⊜-MPI_Irecv						
						Process 19 Threa	d 0 0.245 50	2 s 🗾	0.245 502 s	6 184	0.000 04	ł0 s
						Process 17 Three	d 0 0.243 38	2 9	0.243 382 5	6 184	+ 0.000 03	39 s




Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



Timelines: Event Timeline

- Get impression of program structure
- Display functions, messages and collective operations for each process/thread along time-axis
- Retrieval of detailed event information






Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



Communication Profiles

- Statistics about point-to-point or collective communication
- Generic matrix supports grouping by several attributes in each dimension
 Sender Receiver Data volume per med Tag. Communicator Tag.
- Sender, Receiver, Data volume per msg, Tag, Communicator, Type
 Available attributes: Count, Bytes transferred, Time, Transfer rate






Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



View - zooming






Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



Aggregation Example





Intel® Xeon Phi^{III} Coprocessor

Software & Services Group, Developer Products Division



Full ITAC Functionality on Intel® Xeon Phi™

V2 nntmpi13.inn.intel.co	100	the second se									- • ×
Applications F	Places System	י 👹 🎯 🗾			10 - 1			4)	Tue Mar 13, 4:4	6 PM dn	nitry.kuzmin
Eile Project St	tyle Mindoy	ws Holn F1		Into	el® Trace Anal	yzer					_ = ×
	-		andmic/is.C.8.s	ingle ctf						_	- 🗆 🗙
		Advanced La		ingle.su							
0 s		 10 s		20 s		30 s		40 s		50 s	-
	5 s		15 s		25 s		35 s		45 s	DOM DAY 15	
P0 <mark>AAppliMPI_</mark>	Allreduce	MP/MPI_AllrM	P/MPI_AlliM/MPI	_AllreMHMPI_Allr	MPMPI_AllrM		_AllrMF_MPI_A	IIMPMPI_AllrMb	MPI_AllrMFMFA	1PI_Reduc	e
P1 <mark>AAppliMPI_</mark>	Allreduce	MPMPI_AllrM	IPMPI_AllrM/MPI	_Allre <mark>MF</mark> MPI_Alli	MEMPI_AllrM	MPI_AllrMMPI	_Alln <mark>MP</mark> MPI_A	IIMEMPI_AllrMb	MPI_AllrMFAMF		
P2 <mark>AAppliMPL_</mark>	Allreduce	MPMPI_AllrM	EMPI_AllrM_MPI	_AllreMFMPI_Allr	MEMPI_AllrM	PMPI_AIIM MP	L_Allr <mark>Mb</mark> MPL_Al	Ir <mark>MF</mark> MPI_Allr <mark>M</mark> F	MPI_Allr <mark>MFA</mark> MF		
P3 <mark>/AppliMPL</mark>	Allreduce	MPMPI_AllrM	IPMPI_AllrMPM	PI_Allr <mark>MF/MPI_</mark> All	MF/MPI_AllrM	MPI_Allri <mark>M/</mark> MPI	_Allr <mark>M0</mark> MPI_Al	lr <mark>MF/</mark> MPI_AllrMF	MPI_AllrMFAME	-	
P4 <mark>AApplicatio</mark>	n	MIAApplidMM	PApplicaMApp	licaMFMFApplicaN	MIApplicaMM	PApplicaMApp	licaMEApplic	al MIApplicaMMI/	ApplicaMMA	plication	
P5 <mark>AApplicatio</mark>	n	MFA ApplicMM	FApplicaMMApp	licaMFMFApplical	MFApplicaM	ApplicaMApp	licaMPApplic	a MfApplicaMMF	ApplicaMFA Ap	olication	
P6 <mark>AApplicatio</mark>	n	MFAApplicMM		lica MFMIApplica	MEApplicaM		licaMEApplica	MFApplicaMB		olication	
P7 <mark>AApplicatio</mark>											
, ppircorre		орорриц	- Application - Ap	pircut		ppircurinapp		- Apprediate	applicat Michapap	pricution	
Flat Profile	Load Balar	nco Ì Call Troc	e Call Graph								
Group All Pro		The point free									
Name	Δ	TSelf	TSelf	TTotal	#Calls	TSelf /Call					<u> </u>
Group All											
- Group A - MPI Con	Application mn size	n 178.215 56.995e-6	21.00	408.016 56.995e-6		and a second state of the					
MPI Con		176.984e-6		176.984e-6		22.123e-6					T
20.1595 s											
View Charts	<u>N</u> avigate	<u>A</u> dvanced La	yout								
	0 s	5 s	10 s	20 s	25 s	30 s	35 s	40 s	45 s	50 s	
G cst-kf2	AApplMPI_	Allreduce MP	MPI_AllMFMPI_	AIIM/NMPI_AIIM/	MPI_AIMP	I_AIIM/MPI_AI	MPI_AIIMI	PI_AIM <mark>P</mark> MPI_AIII	MIMPI_AIIMIAN	MPI_Redu	ce 🔔
G cst-kf2-mic	0 <mark>AApplicatio</mark>	on Me	AAApp.MMIAppl	ic/MAAppli/MIM /4	Applic/MIApp	lic/MAAppliv/I	M <mark>Applic/MI</mark> /Ap	plic/MIApplic/N	MIApplicaMIA#A	pplication	1 #
											*
						1			an ann an		-
0.000 000	0, 53.010 3	99: 53.010 39	9 sec.	1	All_Nodes		MPI expande	d in (Major Fun	ction Groups)	Tag	Filter
0.000 00	0, 53.010 3	99: 53.010 39	9 sec		All_Nodes		MPI expande	d in (Major Fun	ction Groups)	Tag	Filter



Intel® Xeon Phi[™] Coprocessor



ITAC Prerequisites

- Set ITAC environment (per user)
 - # source /opt/intel/itac/8.1.2.033/intel64/bin/itacvars.sh impi4
 - Identical for host and the coprocessor
- No NFS: Upload ITAC library manually
 - # sudo scp /opt/intel/itac/8.1.2.033/mic/slib/libVT.so hostmic0:/lib64/



Intel® Xeon Phi[™] Coprocessor



ITAC Usage with Intel® Xeon Phi™ Coprocessor

- Run with -trace flag (without linkage) to create a trace file
 - MPI+Offload
 # mpirun -trace -n 2 ./test
 - Coprocessor only
 - # mpirun -trace -n 2 -wdir /tmp
 - -host host-mic0 ./test_hello.MIC
 - Symmetric
 - # mpirun -trace -n 2 -host michost./test_hello :
 - -wdir /tmp -n 2 -host host-mic0
 - ./test_hello.MIC
- Flag "-trace" will implicitly pre-load libVT.so (which finally calls libmpi.so to execute the MPI call)
- Set **VT_LOGFILE_FORMAT=stfsingle** to create a single trace

(intel) Software Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division



ITAC Usage with Intel® Xeon Phi™: Compilation Support

- Compile and link with "-trace" flag
 - # mpiicc -trace -o test_hello test.c
 - # mpiicc -trace -mmic -o test_hello.MIC test.c
 - Linkage of libVT library
- Compile with -tcollect flag
 - # mpiicc -tcollect -o test_hello test.c
 - # mpiicc -tcollect -mmic -o test_hello.MIC test.c
 - Linkage of libVT library
 - Will do a full instrumentation of your code, i.e. All user functions will be visible in the trace file
 - Maximal insight, but also maximal overhead
- Use the VT API of ITAC to manually instrument your code.
- Run Intel® MPI program as usual without "-trace" flag
 - # mpirun ...



Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division Copyright© 2014, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners.



Improving Load Balance: Real World Case






Intel® Xeon Phi[™] Coprocessor



Improving Load Balance: Real World Case






Intel® Xeon Phi[™] Coprocessor



Improving Load Balance: Real World Case





Intel® Xeon Phi[™] Coprocessor



Ideal Interconnect Simulator (Idealizer)

- What is the Ideal Interconnect Simulator?
 - Using a ITAC trace of an MPI application, simulate it under ideal conditions
 - Zero network latency
 - Infinite network bandwidth
 - Zero MPI buffer copy time
 - Infinite MPI buffer size
 - Only limiting factors are concurrency rules, e.g.,
 - A message can not be received before it is sent
 - An All-to-All collective may end only when the last thread starts



Intel® Xeon Phi[™] Coprocessor



Ideal Interconnect Simulator (Idealizer)

Style Windows Help F1									
Charts Navigate Advanced Layout	Comparison								
ocuments and Settings/samcmill/My Doc									
ocuments and Settings/samcmill/My Doc 40 s		120 s 160		240 s	280 s 320 s	360 s	400 s 440 s	480 ~	
20 s 60 s		140 s		220 s 260 s		340 s 380 s	420 s	460 s	
lication	Application	Application //A////A/IA	WWRAPPlication	/MEMILIUMINIMININI	ннинныккимпыннымпыннымпыла	Application ///////////////////////////////	_Allreduce MNAcMPI_Allre/MA	MITHIN A ACMPIMPIA	
Recv	MPI_Recv		WW. WITTER MILLAIRED			<i>ПЕШШ</i> А <mark>фЛА</mark> (АНШ			
_Recv	MPI_Recv		Will Allredue	ce MELLE V PARTURATION		AAJAA (.(A.)(.))AAJIJACAMPI			
_Recv	MPI_Recv		WW 46 /MITHIN MINI MIMPI_Allredu		MUTHING INTERNET METHOD IN 1997	и <i>кининий</i> Андариа (Карр <mark>МРІ_</mark>			Actual tr
_Recv	MPI_Recv		000. 96 (MILLIN MIMPL_Aliredus	ce MF1111 / //////////////////////////////		IIIAIAAIAIAIIIIIAIIA,IIAçAçIA FAçAçFFA	A <mark>###########</mark> NMAppMPI_AIMI V		
_Recv	MPI_Recv		APTION APTION AND MINING MINING All reduced and the second s		NIIIIMIIIIMMINIMIMMINIMMINIMI	IIIIIAAJIKAA(IEIIIJIAEIIIIIAEEEEEEE			
_Recv	MPI_Recv		WIN AV N N N N N N N N N N N N N N N N N N		INTITITITITI Samer	IAIIIAAIIIAAIIIIIAAIIIIIAA MPI_Aireduc			
Recv	MPI_Recv		MIN AAN IN MINIMUM MPL_Allredue	~ ME // ////////////////////////////////	NUMBER OF STREET				
	MIT_NCV	The state of the s				Text Palleduce			
	80 s	160	ls an	240 s	320 s			~	
40 s		120 s	200 s		280 s	_			
ation	Application	Application AktitAttakhiIIIIAt		Mopplication					
lecv	MPI_Recv	M. 11.0		ENFERIMARCA.ActAumar.20.50 MPL_A	Alireduce Ap MPI Alin MIN ///// Apr/line				
								_	
lecv	MPI_Recv	MARCH & COMPANY	MPI_Allreduce	N <mark>FA(FAA AIIA(FAFJAA(IIIAcA(</mark> MP <mark>IIII</mark> MPL_A	Nireduce AprMPI_AlirMTI_//// MPI_/	fred			
									Idealize
Recv	MPI_Recv	VN V 4.4			Alt FILL Market Application Net JIII In Applied				
Recv	MPI_Recv	VNIK ()			ALA				Trace
lecv	MPI_Recv	VMN.41. 500000			//MPi_Alreduc Applic MPI_NA+///// + Applic :				
Recv	MPI_Recv	IVANN.VI.I. II.		A IAIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	ICE AppMPL_AINA JAJ MMPL_A				
1664	arr_necv								
Recv	MPI_Recv	NANNA A A A A A A A A A A A A A A A A A		A WINANA MANANA MINIMPI_Allreduce	Apple MPI_/NAU_//// AppliM				
								~	
								2	
								· · · · · · · · · · · · · · · · · · ·	
ile Load Balance Call Tree									
of Group All_Processes 💌									
▲ TSelf	TSelf TTotal	I #Calls TSe	elf /Call					<u>^</u>	
Send									
_Bamer									
L_Allreduce	10	0.010 1.000	0.610						
	510 5 10 780 5 10	0.610 1.000 0.780 1.000	0.610						
V./	338	0.838 1.000	0.838						
Process 2 0.8	712	0.712 1.000	0.712					-	
	758	0.758 1.000	0.758						
Process 3 0.7 Process 4 0.7			0.659						
- Process 3 0.7 - Process 4 0.7 - Process 5 0.6	559	0.659 1.000							
Process 3 0.7 Process 4 0.7 Process 5 0.6 Process 6 0.8	559	0.659 1.000 0.831 1.000 0.805 1.000	0.831 0.805						

A: 216.389 s, Function Application




Intel® Xeon Phi[™] Coprocessor

Software & Services Group, Developer Products Division




Building Blocks: Elementary Messages







Building Blocks: Collective Operations





Intel® Xeon Phi[™] Coprocessor



Application Imbalance Diagram: Total


Intel® Trace Analyzer - [Application Imbalance Diagram (Total Mode)]		
File Project Style Windows Help F1	×	
Total Choose the display mode I Display the application time 8419.64	Colors	
8053.57		
7687.5		
7321.43		
6955.36		
6589.28		
6223.21- Faster network	"interconnect"	
5857.14		
5491.07		-MPI
Change parallel		
4756.93	— "load imbalance" –	
4392.86 decomposition		
£ 4026.78		
3660.71		
3294.64		
2928.57		
2562.5		
^{2196.43} Change algorithm		
1830.36		
1464.29		
1098.21		
732.143		
366.071		
Application Imbalance Diagram (Total Mode)		



Intel® Xeon Phi[™] Coprocessor



Application Imbalance Diagram: Breakdown





Intel® Xeon Phi[™] Coprocessor



Online Resources

- Intel[®] MPI Library product page <u>www.intel.com/go/mpi</u>
- Intel[®] Trace Analyzer and Collector product page <u>www.intel.com/go/traceanalyzer</u>
- Intel[®] Clusters and HPC Technology forums <u>http://software.intel.com/en-us/forums/intel-clusters-and-hpc-technology/</u>
- Intel[®] Xeon Phi[™] Coprocessor Developer Community

http://software.intel.com/en-us/mic-developer



Intel® Xeon Phi[™] Coprocessor



Summary

 The ease of use of Intel® MPI and related tools like the Intel Trace Analyzer and Collector extends from the Intel Xeon architecture to the Intel® Xeon Phi[™] coprocessor.



Intel® Xeon Phi[™] Coprocessor



Legal Disclaimer & Optimization Notice

•INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

•Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

•Copyright ° 2014, Intel Corporation. All rights reserved. Intel, the Intel Iogo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Intel® Xeon Phi™ Coprocessor





Software

Intel® Xeon Phi™ Coprocessor

Software

Software & Services Group, Developer Products Division







VTune for Intel[®] Xeon Phi[™] Coprocessors

Heinrich Bockhorst, May 5th 2014 Software and Services Group Intel Corporation



Start tuning on host

Overview of Intel[®] VTune[™] Amplifier XE

Efficiency metrics

Problem areas






Performance Analysis Methodology Optimization: A Top-down Approach Use top down approach System Config, Understand application BIOS, OS, Network I/O, and system characteristics Disk I/O, System Database Tuning, – Use appropriate tools etc. at each level Application Design Algorithmic Tuning Application **Driver Tuning** Parallelization

Cache/Memory Instructions SIMD others Processor









Start with host-based profiling to identify vectorization/ parallelism/ offload candidates

Start with representative/reasonable workloads!

Use Intel[®] VTune[™] Amplifier XE to gather hot spot data

- Tells what functions account for most of the run time
- Often, this is enough
 - But it does not tell you much about program structure



Start with host-based profiling to identify vectorization/ parallelism/ offload candidates

Start with representative/reasonable workloads!

Use Intel[®] VTune[™] Amplifier XE to gather hot spot data

- Tells what functions account for most of the run time
- Often, this is enough
 - But it does not tell you much about program structure

Alternately, profile functions & loops using Intel[®] Composer XE

Build with options

```
-profile-functions -profile-loops=all -profile-loops-
```

report=2

- Run the code (which may run slower) to collect profile data
- Look at the resulting dump files, or open the xml file with the data viewer loopprofileviewer.sh located in the compiler ./bin directory
- Tells you

which loops and functions account for the most run time how many times each loop executes (min, max and average)





Correctness/Performance Analysis of Parallel code

Intel[®] Inspector XE and thread-reports in VTune[™] Amplifier XE are not available on the Intel[®] Xeon Phi[™] coprocessor

So...



Correctness/Performance Analysis of Parallel code

Intel[®] Inspector XE and thread-reports in VTune[™] Amplifier XE are not available on the Intel[®] Xeon Phi[™] coprocessor

So...

- Use Intel Inspector XE on your code with <u>offload disabled</u> (on host) to identify correctness errors (e.g., deadlocks, races)
 - Once fixed, then enable offload and continue debugging on the coprocessor



Optimization

Correctness/Performance Analysis of Parallel code

Intel[®] Inspector XE and thread-reports in VTune[™] Amplifier XE are not available on the Intel[®] Xeon Phi[™] coprocessor

So...

- Use Intel Inspector XE on your code with <u>offload disabled</u> (on host) to identify correctness errors (e.g., deadlocks, races)
 - Once fixed, then enable offload and continue debugging on the coprocessor
- Use VTune Amplifier XE's parallel performance analysis tools to find issues on the host by running your program with **offload disabled**
 - Fix everything you can
 - Then study scaling on the coprocessor using lessons from host tuning to further optimize parallel performance
 - Be wary of synchronization across more than a handful of threads
 - Pay attention to load balance.





Start tuning on host

Overview of Intel[®] VTune[™] Amplifier XE

Efficiency metrics

Problem areas





Intel[®] VTune[™] Amplifier XE Tune Applications for Scalable Multicore Performance

Fast, Accurate Performance Profiles

- Hotspot (Statistical call tree)
- Hardware-Event Based Sampling
- Thread Profiling
 - Visualize thread interactions on timeline
 - Balance workloads

Easy set-up

- Pre-defined performance profiles
- Use a normal production build

Compatible

- Microsoft*, GCC*, Intel compilers
- C/C++, Fortran, Assembly, .NET*
- Latest Intel processors and compatible processors¹

Find Answers Fast

- Filter out extraneous data
- View results tied to source/assembly lines
- Event multiplexing
- Windows* or Linux*
 - Visual Studio* Integration (Windows)
 - Standalone user interface and command line
 - 32 and 64-bit

💯 /hc	me/michome/rreed/	projects/matrix/	linux/matrix-m	ic - Intel	VTune A	mplifi	ier	_ (
<u>F</u> ile View Help								
💹 🕼 🖆 🖆 🔈 🕨	🗃 🕕							
Welcome r001lh 📧								
Eightweight Hots		viouvpoint (ch					lotel \/Tur	ne Amplifier XE 20
🛛 🕀 Analysis Target 🔥 Ana	lysis Type 📓 Summar	y 😪 Bottom-up	🗞 Caller/Callee	🗳 Тор-с	lown Tree	🔣 Ta	sks and Fran	nes
Grouping: Function / Call Sta	ck							
	CPU Time by U	ilization 🔺 🕅	Instructions	Ove 🕅		CPU		
Function / Call Stack	Idle Poor Ok		Retired	and	CPI Rate	Fre	Module	Fi
▷ multiply3\$omp\$parallel_for@			58,670,000,000	0s	10.778	1.000	matrix.mic	multiply3\$omp\$
▶kmp_wait_sleep	61.110s		14,730,000,000	61.110s	4.522	1.000	libiomp5.so	kmp_wait_slee
▶kmp_static_yield	36.963s		4,640,000,000	36.963s	8.683	1.000	libiomp5.so	kmp_static_yi
▶ tasklet_hi_action	6.037s		270,000,000	0s	24.370	1.000	vmlinux	tasklet_hi_action
▶kmp_yield	4.798s		590,000,000	4.798s	8.864	1.000	libiomp5.so	kmp_yield
▷ sched_info_queued	2.670s		850,000,000	0s	3.424	1.000	vmlinux	sched_info_queu
▷ dynamic_irq_cleanup	2.202s		20,000,000	0s	120.000	1.000	vmlinux	dynamic_irq_cle
▶kmp_x86_pause	1.670s		690,000,000	1.670s	2.638	1.000	libiomp5.so	kmp_x86_pau
▶kmp_x86_pause	0.734s		350,000,000	0.734s	2.286	1.000	libiomp5.so	kmp_x86_pau
▷ vsnprintf	0.706s		10,000,000	0s	77.000	1.000	vmlinux	vsnprintf
_sched_setscheduler	0.404s		20,000,000	0s	22.000	1.000	vmlinux	sched_setsche
_kmp_wait_to_unref_task_te	0.367s		10,000,000	0s	40.000	1.000	libiomp5.so	kmp_wait_to_
zone_pcp_update	0.358s		0	0s	0.000	1.000	vmlinux	zone_pcp_upd
Selected 1 row(s):			58,670,000,000	0s	10.778	1.000		
	<u><</u>							
್ಷಿ೦+೧−೧⇔ 0.2	s 1s 1.5	s 2s	2.5s 3s		3.5s	4s	4.5s	🗹 Thread
matrix.mic (0								🔄 🗹 🔲 Runnin
matrix.mic (0 matrix.mic (0								🗧 🔽 🏙 CPU Ti
matrix.mic (0								Verhe
matrix.mic (0								CPU Time
matrix.mic (0 matrix.mic (0								🗹 🚧 CPU Ti
matrix.mic (0								🔽 🏭 Overhe
matrix.mic (0								
matrix.mic (0								
matrix.mic (0								
CPU Time			an tan manana manana dari	o no population			MN	
★ No filters are applied.	Any Process	🗸 Any Thr	ead	∼ Any	/ Module		V AI	ny Utilization
Call Stack Mode: Only user			oop Mode: Func	, , , , , , , , , , , , , , , , , , ,				

¹ IA-32 and Intel[®] 64 architectures.

Many features work with compatible processors.

Event based sampling requires a genuine Intel Processor.

Optimization Notice



	1	home/michome/rreed/projects/matr	ix/linux/matrix-peri	f - Intel VTune Amplifier		_ 🗆 X				
<u>F</u> ile View Help										
	▶ 🚔 Φ									
Project Navigator	Welcome r003hs 🗷					-				
/home/michome/rre	Hotspots Hotsp	pots by CPU Usage viewpoint	(<u>change</u>) 💿			Intel VTune Amplifier XE 2013				
✓ Matrix-perf Matrix-perf	🛛 🐵 Analysis Target 🖄 Analysis Type 📰 Collection Log 📓 Summary 🚱 Bottom-up 🕟 Caller/Callee 🗣 Top-down Tree 📴 Tasks and Frames									
20001hs						CPU Function/CPU Stack - CPU Tir				
r002hs	Grouping: Function / Call	Stack			•	Viewing ∉ 1 of 1 ▷ selected stack(s)				
🎘 r003hs	Function / Call Stack	CPU Time by Utilization 🛛 🌣 🗵	Module	Function (Full)	Source Fil	100.0% (11.238s of 11.238s)				
		🔲 Idle 📕 Poor 📋 Ok 📕 Ideal 📕 Over	an							
	multiply3\$omp\$parallel_f	·		multiply3\$omp\$parallel_for@13		matrix.icc!multiply3\$omp\$parallel libiomp5.so![OpenMP dispatcher]				
	▷[OpenMP worker]	2.872s		kmp_launch_worker(void*)	z_Linux_util.	libiomp5.so![OpenMP fork]+0xc7				
	▷[OpenMP fork] ▷ init arr	0.150s 0.010s	0.150s libiomp5.so 0s matrix.icc	kmpc_lork_call init arr	kmp_csuppo matrix.c	matrix.icc!multiply3+0x80 - multip				
	Pinit_an ▶init_arr	0.010s		init arr	matrix.c	matrix.icc!main+0x4d3 - matrix.c				
	Selected 1 row(s):			init_un	×	libc-2.12.so!libc_start_main+0				
			Ш		<u>></u>					
	Q© Q+ Q−Q#	50ms 99.44ms 150ms	200ms 250ms	300ms 350ms	400ms 450r	ms 500m 🗹 Thread				
	_start (0x10d					Running				
	OMP Worker OMP Worker	le l				CPU Time				
	OMP Worker					✓ <u>₩</u> Overhead				
	OMP Worker	OMP Worker Thread #2	(0x10de0)			CPU Usage				
	OMP Worker	Overhead and Spin Tim	le la			CPU Time				
	OMP Worker OMP Worker	0.0%				Overhead				
	g OMP Worker	CPU Time			1					
	OMP Worker	100.0%								
	CMP Worker OMP Worker									
	OMP Worker									
	OMP Worker									
	OMP Worker									
	OMP Worker OMP Worker									
	OMP Worker									
	OMP Worker									
	CPU Usage									
	<					> »				
	★ No filters are applied.	😽 Process: Any Process 🗸	Any Thread	V Module: Any Mod	lule 🗸 🗸	Jtilization: Any Utilization 🛛 🗸 📭				
	Call Stack Mode: Only u	iser functions 🔽 Inline Mode: on	- Loop Mode: Functi	ons only						



Instructions Navigator New Open Project Properties New Open Result Compare Result and Fames Distructions Navigator New Open Project Open Result Compare Result Compare Result Compare Result CPU Function/CPU Stack - CPU Viewing 4 1 of 1 * selected st 100.0% (11.238s of 11.238 matrix.iccl multiply35omp5parallel_fore122 Compare Result CPU Function/CPU Stack - CPU Viewing 4 1 of 1 * selected st 100.0% (11.238s of 11.238 matrix.iccl multiply35omp5parallel_fore122 DipenMP fork 0.150s 0.150s 0.150s Navigator Rmp_cork_call matrix.iccl matrix.iccl matrix.iccl Dinit_ar 0.010s 0s matrix.icc init_arr os matrix.icc init_arr matrix.icc matrix.iccl matrix.iccl matrix.iccl Thread Selected 1 row(s): 11.238s 0s matrix.icc init_arr sodms sodms sodms sodms sodm OMP Worker Solonis 99.44ms 150ms 200ms 250ms 300ms 350ms 400ms 450ms 50dm OMP Worker OMP Worker CPU Time 0.0% CPU Time 0.0% CPU Time CPU Time OMP Worker OMP Worker CPU Time <t< th=""><th>🧱 File View Help 🎑 🕼 🖄 🖻 📴</th><th>/</th><th>home/michom</th><th>e/rreed/projects/matr</th><th>ix/linux/matrix-perf</th><th>- Intel VTune Amplifier</th><th></th><th>_</th></t<>	🧱 File View Help 🎑 🕼 🖄 🖻 📴	/	home/michom	e/rreed/projects/matr	ix/linux/matrix-perf	- Intel VTune Amplifier		_
b [OpenMP worker] 2.8725 100mmp5.so _kmp_launch_worker(void*) z_Linux_util. Ibiomp5.so.](OpenMP dispatche b [OpenMP fork] 0.150s 0.150s 0.150s _kmp_cfork_call kmp_csuppo b init_arr 0.010s 0s matrix.icc init_arr matrix.c matrix.c b init_arr 0.010s 0s matrix.icc init_arr matrix.c matrix.icc Selected 1 row(s): 11.238s 0s matrix.cc matrix.cc Statt (0x10de) 0MP Worker 0MP Worker 0MP Worker 0MP Worker 0MP Worker 0Verhead and Spin Time Verhead and Spin Tim	/home/michome/rre	💹 Hotspots Hotsp	New	Open Prope Project		•		Intel VTune Amplifier XE 2013 d Frames CPU Function/CPU Stack - CPU Tii Viewing ⊲ 1 of 1 ▷ selected stack(s) 100.0% (11.238s of 11.238s)
OMP Worker		 ▷ [OpenMP worker] ▷ [OpenMP fork] ▷ init_arr ▷ init_arr ○ Selected 1 row(s): ○ m ○ ○Q+ ○- ○* ○ Start (0x10d) ○ OMP Worker ○ MP Worker 	2.8725 0.1505 0.0105 0.0105	44ms 150ms OMP Worker Thread #2 Overhead and Spin Tim 0.0% CPU Time 100.0%	2.8725 libiomp5.so 0.1505 libiomp5.so 0 s matrix.icc i 0 s matrix.icc i 200ms 250ms 2 (0x10de0) ne	_kmp_launch_worker(void*) _kmpc_fork_call nit_arr it_arr 300ms 350ms	z_Linux_util. kmp_csuppo matrix.c matrix.c 400ms 450r	libiomp5.so![OpenMP dispatcher] libiomp5.so![OpenMP fork]+0xc7 matrix.icc!multiply3+0x80 - multip matrix.icc!main+0x4d3 - matrix.c libc-2.12.so!_libc_start_main+0 ms 500m ♥ Thread ♥ @ Running ♥ ## CPU Time ♥ ## CPU Time ♥ ## CPU Time ♥ ## Overhead



A		/home/michome/rreed/projects/mat	rix/linux/matrix-perf - Intel VTu	une Amplifier	_ = ×
<u>F</u> ile View Help					
💹 🔤 🛍 🖄 🖄 👘					
Project Navigator	Welcome r003hs 🗵				Ŧ
✓ ///ome/menome/m //////////////////////////////////	Hotspots Hots	pots by CPU Usage viewpoin	t (<u>change</u>) [@]		Intel VTune Amplifier XE 2013
r000hs	🛛 🕭 Analysis Target 🔥	Analysis Type 🗱 Collection Log 📓 Su	mmary 🛛 😪 Bottom-up 🖓 Caller/Ca	allee 🔹 Top-down Tree 🛃 Tasks ar	nd Frames
💯 r001hs	Grouping: Vunction / Call	Stack			CPU Function/CPU Stack - CPU Tit
💯 r002hs	and the second s		[∞] ov [∞]		Viewing 4 1 of 1 🕨 selected stack(s)
2003hs	Function / Call S. ~k	CPU Time by Utilization	an Module Fu	nction (Full) Source Fil	100.0% (11.238s of 11.238s)
	multiply3\$omp\$parallel		0s matrix.icc multiply3\$o	mp\$parallel_for@122 multiply.c	matrix.icc!multiply3\$omp\$parallel
	▷[OpenMP worker]	1.872s	2.872s libiomp5.sokmp_laun	ch_worker(void*) z_Linux_util.	libiomp5.so![OpenMP dispatcher]
	▷[OpenMP fork]	0.1 75	0.150s libiomp5.sokmpc_fork		libiomp5.so![OpenMP fork]+0xc7 matrix.icc!multiply3+0x80 - multip
	⊅init_arr ⊅init arr	0.010s 0.010s	0s matrix.icc init_arr 0s matrix.icc init arr	matrix.c matrix.c	matrix.icc!main+0x4d3 - matrix.c
	Selected 1 row(s):				libc-2.12.so!_libc_start_main+0
	୍ଦ≈୍ - ୍-୍କ start (0x10d	50ms 99.44ms 150ms	200ms 250ms 300ms	350ms 400ms 450	ms 500m 🗹 Thread
	OMP Worker				I I I I I I I I I I I I I I I I I I I
	OMP Worker OMP Worker				Verhead
	OMP Worker	OMP Worker Thread #	2 10de0)		CPU Usage
	OMP Worker OMP Worker	Overhead and Spin Ti	me		CPU Time
	OMP Worker	0.0%			
	OMP Worker	CPU Time			
	F OMP Worker	100.0%		Project Navigator	
	OMP Worker OMP Worker				
	OMP Worker				
	OMP Worker OMP Worker			Navidator	
	OMP Worker			gette	
	OMP Worker OMP Worker				
	CPU Usage				
	< ···				> »
	★ No filters are applied.	💝 Process: Any Process 🗸	Any Thread	Module: Any Module	Utilization: Any Utilization 🔽 🗣
	Call Stack Mode: Only u	user functions 🔽 Inline Mode: on	Loop Mode: Functions only		




M		/home/michome/rreed/projects	/matrix/linux/matrix-pe	rf - Intel VTune Amplifier		_
<u>F</u> ile View Help						
📔 🥼 🖆 🖻 📚	Þ 🚔 🕕					
Project Navigator	Welcome r003hs 🗵					.
/home/michome/rre	Motspots Hot	pots by CPU Usage view	ooint (<u>change</u>) @		Intel VTur	ne Amplifier XE 2013
✓ Matrix-perf Matrix-perf	🛛 🜐 Analysis Target 🔺	An Vysis Type 📰 Collection Log	🛍 Summary 🔗 Bottom-up	o 🚱 Caller/Callee 🔒 Top-down	n Tree 🛛 🔜 Tasks and Frames	
2 r000hs	Grauping Eurotian / Cal				CPU Functio	on/CPU Stack - CPU Tir
💯 r002hs	Grouping: Function / Cal		• — —			L of 1 selected stack(s)
💯 r003hs	Function / Call Stack	CP. Time by Utilization	[★] ⊠ Ov ⊠ an Module	Function (Full)		(11.238s of 11.238s)
	multiply3\$omp\$parallel	☐ Idle	lver	multiply3\$omp\$parallel_for@1	22 multiply c matrix iccln	nultiply3\$omp\$parallel
	▷[OpenMP worker]	2.8725		kmp launch worker(void*)		[OpenMP dispatcher]
	▷[OpenMP fork]	0.150s	0.150s libiomp5.so		kmp_csuppo libiomp5.so	![OpenMP fork]+0xc7
	♦ init_arr	0.010s	0s matrix.icc	init_arr	matrix iccln	nultiply3+0x80 - multip nain+0x4d3 - matrix.c
	▶init_arr Selected 1 row(s	0.010s	0s matrix.icc	init_arr	maunx.c	!libc_start_main+0
	,-): >) <	II.2385 US		>	
	Q% Q+ Q−Q+	50ms 99.44ms 150ms	200ms 250ms	300ms 350ms	400ms 450ms 500	m 🗹 Thread
	_start (0x10d					🔄 🗹 🔲 Running
	OMP Worker OMP Worker					CPU Time
	OMP Worker					✓ ₩▲ Overhead ✓ CPU Usage
	OMP Worker OMP Worker	OMP Worker Th	ead #2 (0x. 7de0)			CPU Time
	OMP Worker	Overhead and S	pin Time			✓ <u>₩₩</u> Overhead
	OMP Worker					
	OMP Worker	CPU Time			N 1	
	E OMP Worker	100.070		Result (Jisplav	
	OMP Worker OMP Worker				Jiopidy	
	OMP Worker					
	OMP Worker			Tal	hs	
	OMP Worker OMP Worker					
	OMP Worker					
	OMP Worker					
	CPU Usage					
	★ No filters are applied.	Process: Any Process	Any Thread	V Module: Any Mod	dule 🗸 Utilization: Ar	y Utilization 🔍 📭
	Call Stack Mode: Only					
	Call Stack Mode: Only					



<u>M</u>		/home/michome/rreed/projects/matr	ix/linux/matrix-per	f - Intel VTune Amplifier		_
<u>F</u> ile View Help						
	▶ 🚔 Ф					
Project Navigator	Welcome r003hs 🗵					₹
/home/michome/rre	💹 Hotspots 🛛 Hots	pots by CPU Usage viewpoint	(<u>change</u>)		/////Int	el VTune Amplifier XE 2013
✓ A matrix-perf r000hs	d 📵 Anal, is Target 🦂	Analysis Type 📟 Collection Log 🕅 Sun	nmary 🔗 Bottom-up	🚯 Caller/Callee 🚳 Top-down	Tree 🛃 Tasks and Fra	mes
20001hs	Grouping: Function / Call	Stack				U Function/CPU Stack - CPU Tir
💯 r002hs						wing ⊲ 1 of 1 ▷ selected stack(s)
💯 r003hs	Function / Call Stack	CPU Time by Utilization * 🖻	Ov Module	Function (Full)	Source Fil	100.0% (11.238s of 11.238s)
	multiply3\$omp\$parallel	Idle Poor Ok Ideal Over		multiply3\$omp\$parallel_for@1	22 multiply c mai	trix.icc!multiply3\$omp\$parallel
	▷[OpenMP worker]	2.8 75		kmp_launch_worker(void*)		omp5.so![OpenMP dispatcher]
	▷[OpenMP fork]	0.1505	0.150s libiomp5.so	kmpc_fork_call	kinp_csuppo	omp5.so![OpenMP fork]+0xc7
	▶init_arr	0.010s	0s matrix.icc	init_arr	matrix.c	trix.icc!multiply3+0x80 - multip trix.icc!main+0x4d3 - matrix.c
	▷ init_arr Selected 1 row(s)	0.010s	0s matrix.icc	init_arr	maurix.c	:-2.12.so!_libc_start_main+0
	Q ∞Q+ Q−Q+	50ms 99.44ms 50ms	200ms 250ms	300ms 350ms	400ms 450ms	500m 🗹 Thread
	_start (0x10d OMP Worker					Running
	OMP Worker					CPU Time
	OMP Worker OMP Worker	OMP Worker Thread #2	2 ×10de0)			CPU Usage
	OMP Worker					🔽 🌆 CPU Time
	OMP Worker	Overhead and Spin Tin	ne			🗹 🏭 Overhead
	OMP Worker OMP Worker	CPU Time				
	OMP Worker	100.0%		Decult A		
	OMP Worker OMP Worker			Result A	1101Y515)
	OMP Worker			Result A Tyr		
	OMP Worker OMP Worker			I YI	Je	
	OMP Worker					
	OMP Worker OMP Worker					
	OMP Worker					
	CPU Usage					
	<					>> >>
	★ No filters are applied.	🐺 Process: Any Process 🗸	Any Thread	Module: Any Mod	lule 🗸 Utiliza	ation: Any Utilization 🔽 🗣
	Call Stack Mode: Only	user functions 🔽 Inline Mode: on	✓ Loop Mode: Funct	ions only		







<u> -</u> <u>F</u> ile View Help	/	home/michome/rreed/projects/mat	rix/linux/matrix-perf - In	ntel VTune Amplifier		_
Project Navigator 🔀						
/home/michome/rre	Welcome r003hs 🗵					Ŧ
✓ Imatrix-perf	💹 Hotspots Hots	oots by CPU Usage viewpoin			Int	el VTune Amplifier XE 2013
r000hs	🛛 Ə Analysis Target 🔥 A	Analysis Type 📰 Collection Log 🕅 Su	mn Select viewpoint: Hotspots	aller/Callee 🗣 Top-down	Tree 🛃 Tasks and Fra	mes
💯 r001hs 🚇 r002hs	Grouping: Function / Call	Stack	Hotspots by CPU Usage		· · · · · · · · · · · · · · · · · · ·	J Function/CPU Stack - CPU Til
2 1002h3	Function / Call Stack	CPU Time by Utilization *	Task Time	Function (Full)	Source Fil	wing 4 1 of 1 ▷ selected stack(s) 100.0% (11.238s of 11.238s)
	multiply3\$omp\$parallel_f	11.2385	0s matrix.icc mult	tiply3\$omp\$parallel_for@12	2 multiply.c ma	trix.icc!multiply3\$omp\$parallel
	▷[OpenMP worker]	2.872s	2. 72s libiomp5.sokr	mp_launch_worker(void*)	2_that_den	omp5.so![OpenMP dispatcher]
	▷[OpenMP fork]	0.150s	0.1 0s libiomp5.sokr	mpc_fork_call	Killp_csuppo	omp5.so![OpenMP fork]+0xc7
	▶init_arr	0.010s	Is matrix.icc init_	·	matrix.c	trix.icc!multiply3+0x80 - multip trix.icc!main+0x4d3 - matrix.c
	▶ init_arr	0.010s	s matrix.icc init_	arr	maurix.c	-2.12.so! libc start main+0
	Selected 1 row(s):					
		50ms 99.44ms 150ms	200ms 250ms	300ms 350ms	400ms 450ms	500m 🗹 Thread
	start (0x10d					Running
	OMP Worker					CPU Time
	OMP Worker OMP Worker					✓ <u>₩ut</u> Overhead
	OMP Worker	OMP Worker Thread #	£2 (0x10de0)			CPU Usage
	OMP Worker	Overhead and Spin Ti	me			CPU Time
	OMP Worker OMP Worker	0.0%				Verhead
	DMP Worker	CPU Time				
	OMP Worker	100.0%		\ / '	• •	
	CMP Worker OMP Worker			Viewr	noint	
	OMP Worker OMP Worker					
	OMP Worker			Viewp Altern	ates	
	OMP Worker					
	OMP Worker OMP Worker					
	OMP Worker					
	OMP Worker					j l
	CPU Usage			4		
						>>>>
	★ No filters are applied.	Process: Any Process	Any Thread	V Module: Any Modu	ule 🗸 Utiliza	ation: Any Utilization 🔽 🗣
	Call Stack Mode: Only u	ser functions 🔽 Inline Mode: on	Loop Mode: Functions of	only		

nte




🚂 File View Help	/	/home/michome/rreed/projects/matr	ix/linux/ma	trix-per	f - Intel VTune Amplifier		_	_ ¤ ×
Project Navigator								
/home/michome/rre	Welcome r003hs 🗵			_				-
🗢 🌆 matrix-perf	Motspots Hotsp	oots by CPU Usage viewpoint	(<u>change</u>)	?			Intel VTune A	mplifier XE 2013
💯 r000hs	🔄 \varTheta Analysis Target 🛝 A	Analysis Type 🔛 Collection Log 📓 Sum	imary 🔗 Bo	ottom-up	🗞 Caller/Callee 😽 Top-dowr	n Tree 🔣 Tasks an	d Frames	Þ
💯 r001hs	Grouping: Function / Call	Stack				0	CPU Function/CP	PU Stack - CPU Til 🗸
💯 r002hs		★ ■	ov 🗵				Viewing 4 1 of 1	L ▶ selected stack(s)
m r003hs	Function / Call Stack	-	an	odule	Function (Full)	Source Fil	100.0% (11.	238s of 11.238s)
	multiply3\$omp\$parallel f	Idle Poor Ok Ideal Over	0s ma	rix.icc	multiply3\$omp\$parallel_for@1	22 multiply.c	matrix.icc!multip	ply3\$omp\$parallel
	▷[OpenMP worker]	2.872s	2.872s lib		kmp_launch_worker(void*)	z_Linux_util.	libiomp5.so![Ope	enMP dispatcher]
	▷[OpenMP fork]	0.150s	0.150s libi	mp5.so	kmpc_fork_call	kmp_csuppo		enMP fork]+0xc7
	▶ init_arr	0.010s	0s ma		init_arr	matrix.c		ply3+0x80 - multip +0x4d3 - matrix.c
	▶ init_arr Calastad 1 raw(a)	0.010s	Os ma	rix.icc	init_arr	matrix.c		c_start_main+0
	Selected 1 row(s):		0s			✓		
	Start (0x10d) OMP Worker OMP Worker <t< th=""><th>50ms [99.44ms] 150ms OMP Worker Thread #2 Overhead and Spin Tim 0.0% CPU Time 100.0%</th><th></th><th>250ms</th><th>Result Cor</th><th>100ms 450</th><th></th><th>Thread Running Image of the second secon</th></t<>	50ms [99.44ms] 150ms OMP Worker Thread #2 Overhead and Spin Tim 0.0% CPU Time 100.0%		250ms	Result Cor	100ms 450		Thread Running Image of the second secon
							> »	
	 No filters are applied. 		Any Thread		Module: Any Mod	dule 🗸	Utilization: Any Ut	ilization 🔽 🗣
	Call Stack Mode: Only u	iser functions 🔽 Inline Mode: on	🖌 Loop Moc	le: Functi	ons only			



A	1	home/michome/rreed/projects/matri	ix/linux/matrix-perf	f - Intel VTune Amplifier			_ = ×
<u>F</u> ile View Help							
💹 🥼 🏠 🖬 🗞	▶ 🚅 Ф						
Project Navigator	Welcome r003hs 🗷						Ŧ
/home/michome/rre	Motspots Hotsp	oots by CPU Usage viewpoint	(<u>change</u>) ⑦			Intel VTune Am	plifier XE 2013
✓ Imatrix-perf Image rough with the second seco	🕢 ⊕ Analysis Target 🕺 A	Analysis Type 🔛 Collection Log 📓 Sum	nmary 🚱 Bottom-up	🗞 Caller/Callee 💊 Top-down ⁻	Tree 🖪 Tasks an	d Frames	D
2 r0001hs	Grouping: Function / Call	Etack			0	CPU Function/CPU	Stack - CPU Tir 🗸
🦉 r002hs	Grouping: Function / Can						selected stack(s)
💯 r003hs	Function / Call Stack	CPU Time by Utilization * 🔊	Ov [™] Module	Function (Full)	Source Fil	100.0% (11.23	88s of 11.238s)
	multiply3\$omp\$parallel f	Idle Poor Ok Ideal Over		multiply3\$omp\$parallel_for@12	2 multiply.c	matrix.icc!multiply	// /3\$omp\$parallel
	▷[OpenMP worker]	2.872s		kmp launch worker(void*)	z_Linux_util.	libiomp5.so![Open	
	↓[OpenMP fork]	0.150s	0.150s libiomp5.so		kmp_csuppo	libiomp5.so![Open	
	▶init_arr	0.010s	0s matrix.icc	init_arr	matrix.c	matrix.icc!multiply matrix.icc!main+0	
	▶init_arr	0.010s		init_arr	matrix.c	libc-2.12.so!_libc	
	Selected 1 row(s):		os UII		✓		
	Q≈ Q+ Q−Q+		200ms 250ms	300ms 350ms	400ms 450r	ms 500m 🖸	Thread
	_start (0x10d						Running
	OMP Worker						🗹 💵 CPU Time
	OMP Worker OMP Worker						🗹 🏨 Overhead
	OMP Worker	OMP Worker Thread #2	2、`x10de0)				CPU Usage
	OMP Worker	Overhead and Spin Tim	ne 📕				CPU Time
	OMP Worker OMP Worker	0.0%					✓ <u>₩</u> Overhead
	OMP Worker	CPU Time					
	OMP Worker	100.0%					
	CMP Worker OMP Worker			Grid P	ane		
	OMP Worker						
	OMP Worker						
	OMP Worker OMP Worker						
	OMP Worker						
	OMP Worker						
	OMP Worker					1	
	CPU Usage						
	No filters are applied		Ares Three d			>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
	★ No filters are applied.	Process: Any Process	Any Thread	Module: Any Modu		Utilization: Any Utili	zation 🗸 🗣
	Call Stack Mode: Only u	ser functions 🔽 Inline Mode: on 🛛	Loop Mode: Function	ons only			











<u>M</u>		/home/michome/rreed/projects/matr	ix/linux/matrix-per	f - Intel VTune Amplifier			_ 0 ×
<u>F</u> ile View Help							
💹 🖾 🛍 🔛	▶ 🚔						
Project Navigator	Welcome r003hs 🗵						Ŧ
/home/michome/rre	Below Hots Hots	pots by CPU Usage viewpoint	(<u>change</u>) @			Intel VTune Amplifier	XE 2013
✓ A matrix-perf r000hs	🛛 \varTheta Analysis Target 🙏	Analysis Type 📟 Collection Log 📓 Sum	nmary 😪 Bottom-up	💊 Caller/Callee 💊 Top-down T	īree 🔣 Tasks and	l Frames	
r001hs						CPU Function/CPU Stack -	
💯 r002hs	Grouping: Function / Call				\$	Viewing ∉ 1 of 1 ▷ select	
m r003hs	Function / Call Stack	CPU Time by Utilization * 🖄	Ov Dov Module	Function (Full)	Source Fil	100.0% (11.238s of 1	1.238s)
	multiply3\$omp\$parallel_f			multiply3\$omp\$parallel_for@122	=	matrix.icc!multiply3\$omp	
	▷[OpenMP worker]	2.8725		kmp_launch_worker(void*)	z_Linux_util.	libiomp5.so![OpenMP disp libiomp5.so![OpenMP fork	-
	▷[OpenMP fork] ▷ init arr	0.150s 0.010s	0.150s libiomp5.so 0s matrix.icc	KMPC_TOTK_CAII	kmp_csuppo matrix.c	matrix.icc!multiply3+0x8	-
	▶init_arr	0.0105	0s matrix.icc	-	matrix.c	matrix.icc!main+0x4d3 -	
	Selected 1 row(s):		s Os	_	~	libc-2.12.so!_libc_start_n	nain+0
					450m	ns 500m V Threa	
	CPU Usage	50ms 99.44ms 150ms		Stac	ck		Running CPU Time Overhead Jsage CPU Time Overhead
	No filters are applied. Call Stack Mode: Only to	Process: Any Process user functions Inline Mode:	Any Thread	Module: Any Modulions only	le 🗸 U	tilization: Any Utilization	



nte









A	/home/michome/rreed/projec	ts/matrix,	/linux/matrix-	mic - I	ntel VTune Amplifier	_ 0
<u>F</u> ile	View Help					
Am						
Welc	come r001lh 🗷					
						Amplifies VE 20
	ightweight Hotspots Hotspots viewpoint (change) @					Amplifier XE 20
⊲ €) Analysis Target 🔥 Analysis Type 📓 Summary 🚱 Bottom-up 🚱 Caller/Callee	🗣 Top-do	own Tree 🛛 🗷			
So		ldress sic Block /	Address		Source View /	
Sou			ge / Basic 3			ime by Utilization
Line		jiale 📕 i	ge, basic si			or 📙 Ok 📕 Ideal 📘
13	for (k = k0; k < k0 + mblock; k++) {		0x40 a	P	er line localizati	
114	<pre>#pragma unroll(8)</pre>		0x4C at			
.15	#pragma ivdep		0x40 at			
16	for (j = j0; j < j0 + mblock; j++) {		0x40 at			
17	c[i][j] = c[i][j] + a[i][k] * b[k][j];		0x4(2a			
.18	}		0x4r_at			
.19	}		0x J2a94	131	vprefetch0 (%rcx)	0.183s
20	}		(402a98	131	vbroadcastsdq (%r9,%rbx,8), %k0, %zmm0	2.954s
.21	}		0x402a9f	131	<pre>vprefetch0 0x200(%rcx) vprefetch0 (%rc)</pre>	
22	}		0x402aa6	131 130	vprefetch0 (%r8)	0.294s
L23 L24	<pre>} #elif defined (USE OMP) // }{</pre>		0x402aab 0x402aae	130	movsxd %edx, %r9 vprefetch0 0x200(%r8)	0.018s 0.073s
.24	<pre>#etil defined (USE_OMP) // }{ #pragma omp parallel for collapse (2)</pre>	0.0.95	0x402aae 0x402ab5	131	mov %al, %al	0.0755 0.009s
125 126	for(i=0; i <msize; i++)="" td="" {<=""><td>5 /80s</td><td>0x402ab3 0x402ab7</td><td>131</td><td>vprefetch0 0x40(%rcx)</td><td>0.248s</td></msize;>	5 /80s	0x402ab3 0x402ab7	131	vprefetch0 0x40(%rcx)	0.248s
120	for(k=0; k <msize; k++)="" td="" {<=""><td>J.606s</td><td>0x402ab7</td><td>131</td><td>mov %al, %al</td><td>0.2465</td></msize;>	J.606s	0x402ab7	131	mov %al, %al	0.2465
128	#pragma unroll(8)	0.0003	0x402abc	131	vprefetch0 0x240(%rcx)	0.257s
29	#pragma ivdep		0x402abc	151	Block 24:	0.2373
130	for(j=0; j <msize; j++)="" td="" {<=""><td>45.404s</td><td>0x402ac5</td><td>131</td><td>vmovapd (%r8,%rax,8), %k0, %zmm1</td><td>6.147s</td></msize;>	45.404s	0x402ac5	131	vmovapd (%r8,%rax,8), %k0, %zmm1	6.147s
131	c[i][j] = c[i][j] + a[i][k] * b[k][j];	528.349s	0x402acc	131	vprefetchel 0x1000(%rcx,%rax,8)	11.8175
132	}		0x402ad4	131	vmovapd 0x40(%r8,%rax,8), %k0, %zmm2	6.982s
.33	}		0x402adc	131	vprefetch0 0x400(%rcx,%rax,8)	9.000s
134	}		0x402ae4	131	vmovapd 0x80(%r8,%rax,8), %k0, %zmm3	6.596s
135	#endif // }		0x402aec	131	<pre>vprefetch1 0x1000(%r8,%rax,8)</pre>	13.835s
136	}		0x402af4	131	vmovapd 0xc0(%r8,%rax,8), %k0, %zmm4	6.917s
137			0x402afc	131	vprefetch0 0x400(%r8,%rax,8)	8.486s
	Selected 1 row(s):	528.3			Selected 0 row(s):	
		<	<u> </u>			< III >
	No filters are applied. 💥 Process: Any Process 🔽 Thread: Any				Module: Any Module	Any Utilization 🗸
	all Stack Mode: Only user functions 🗸 Inline Mode: on 🔽 Loop Mode: Func	tions only	\sim			







/home/michome/rreed/projec	cts/matrix/	linux/matrix-r	nic - lı	ntel VTune Amplifier	
<u>F</u> ile View Help					
Welcome r001lh 🗷					
					Amplifier XE
Lightweight Hotspots Hotspots viewpoint (change) @					Ampimer Ac
d 🤀 Analysis Target 🔺 Analysis Type 🛚 🛍 Summary 😽 Bottom-up 🔩 Caller/Callee	e 🔩 Top-do	wn Tree 🛛 🖻		Source View /	
	ddress			Source view /	
Sou	asic Block / /		_		ime by Utilizat
Line Source FL	unction Rang	e / Basic Bi		View / Hot spo	r 🛛 Ok 🔳 Ide
113 for (k = k0; k < k0 + mblock; k++) {		0x40 a'		view / 1 iot spo	
114 #pragma unroll(8)		un. al	NI-	avigation contro	
115 #pragma ivdep		0x40 at	INC		
116 for (j = j0; j < j0 + mblock; j++) {		0x40 at		5	
117 c[i][j] = c[i][j] + a[i][k] * b[k][j]	;	0x4(2a			
118 }		0x4C∠a			
119 }		0x402a94	131	vprefetch0 (%rcx)	0.183s
120 }		0x402a98	131	vbroadcastsdq (%r9,%rbx,8), %k0, %zmm0	
121 }		0x402a9f	131	vprefetch0 0x200(%rcx)	0.174s
122 }		0x402aa6	131	vprefetch0 (%r8)	0.294s
123 }		0x402aab	130	movsxd %edx, %r9	0.018s
<pre>124 #elif defined (USE_OMP) // }{</pre>		0x402aae	131	vprefetch0 0x200(%r8)	0.073s
125 #pragma omp parallel for collapse (2)	0.009s	0x402ab5	131	mov %al, %al	0.009s
126 for(i=0; i <msize; i++)="" td="" {<=""><td>5.780s</td><td>0x402ab7</td><td>131</td><td>vprefetch0 0x40(%rcx)</td><td>0.248s</td></msize;>	5.780s	0x402ab7	131	vprefetch0 0x40(%rcx)	0.248s
127 for(k=0; k <msize; k++)="" td="" {<=""><td>0.6065</td><td>0x402abc</td><td>131</td><td>mov %al, %al</td><td>0.009s</td></msize;>	0.6065	0x402abc	131	mov %al, %al	0.009s
128 #pragma unroll(8)		0x402abe	131	vprefetch0 0x240(%rcx)	0.257s
129 #pragma ivdep		0x402ac5		Block 24:	
130 for(j=0; j <msize; j++)="" td="" {<=""><td>45.404s</td><td>0x402ac5</td><td>131</td><td>vmovapd (%r8,%rax,8), %k0, %zmm1</td><td>6.147s</td></msize;>	45.404s	0x402ac5	131	vmovapd (%r8,%rax,8), %k0, %zmm1	6.147s
131 c[i][j] = c[i][j] + a[i][k] * b[k][j]; 132 }	528.349s	0x402acc	131	vprefetchel 0x1000(%rcx,%rax,8)	11.817s
		0x402ad4	131	vmovapd 0x40(%r8,%rax,8), %k0, %zmm2	6.982s
133 } 134 }		0x402adc	131 131	vprefetch0 0x400(%rcx,%rax,8)	9.000s
134 } 135 #endif // }		0x402ae4 0x402aec	131	vmovapd 0x80(%r8,%rax,8), %k0, %zmm3 vprefetch1 0x1000(%r8,%rax,8)	6.596s
135 #end1 // } 136 }	=====	0x402aec 0x402af4	131	vmovapd 0xc0(%r8,%rax,8), %k0, %zmm4	6.917s
130 }		0x402a14 0x402afc	131	vprefetch0 0x400(%r8,%rax,8), %k0, %20004	8.486s
Selected 1 row(s):				Selected 0 row(s):	
★ No filters are applied.	/ Thread		\mathbf{r}	Module: Any Module	Any Utilization 🗸
Call Stack Mode: Only user functions 🔽 Inline Mode: on 🔽 Loop Mode: Fund	ctions only	\sim			





nte

9	/home/michome/rreed/p	rojects/matrix/	linux/matrix-r	nic - In	tel VTune Amplifier	_ 0 :
<u>F</u> ile	View Help					
Am						
Welc	ome r001lh 🗷					
Amili	ghtweight Hotspots Hotspots viewpoint (<u>change</u>) @	2				ntel VTune Amplifier XE 2013
						iter vrune Anpiner XC 201.
⊲ ⊕	Analysis Target 🛕 Analysis Type 📓 Summary 🎝 Bottom-up 🖧 Caller/C	Callee 🍣 Top-do	wn Tree 🛛 🔜 Tas	ks and	Frames 🚯 multiply.c 🛛 🕅	
Sou	urce Assembly 匪 🖭 💿 💿 🐶 🥸 🚱 Assembly grouping:					:
Sou		Basic Block / /	Address			CPU Time by Utilization
Line	Source	Function Rang	e / Basic Block ,	Addres	as Assembly	Idle Poor Ok Ideal
13			0x402a7f	130	add %r9. %r8	0.073s
14			0x402a82	130	lea (%r8,%rax,8), %r10	0.046s
115	Assembly View / 📒		0x402a86	130	and \$0x3f, %r10	0.009s
.16			0x402a8a	130	jnz 0x402ca2 <block 26=""></block>	
17	b[][j];	0x402a90		Block 23:	
18			0x402a90	131	lea (%rsi,%r13,1), %r9	0.028s
19	View / Hot spot		0x402a94	131	vprefetch0 (%rcx)	0.183s
20			0x402a98	131	vbroadcastsdq (%r9,%rbx,8), %k0, %zmm0	2.954s
21	Navigation controls		0x402a9f	131	vprefetch0 0x200(%rcx)	0.174s
22			0x402aa6	131	vprefetch0 (%r8)	0.294s
23			0x402aab	130	movsxd %edx, %r9	0.018s
24			0x402aae	131	vprefetch0 0x200(%r8)	0.073s
25	#pragma omp parallel for collapse (2)	2 0095	0x402ab5	131	mov %al, %al	0.009s
26	for(i=0; i <msize; i++)="" th="" {<=""><th>5.780s</th><th>v., 102ab7</th><th>131</th><th>vprefetch0 0x40(%rcx)</th><th>0.248s</th></msize;>	5.780s	v., 102ab7	131	vprefetch0 0x40(%rcx)	0.248s
27	for(k=0; k <msize; k++)="" th="" {<=""><th>0.606s</th><th>0x402abc</th><th>1</th><th>mov %al, %al</th><th>0.009s</th></msize;>	0.606s	0x402abc	1	mov %al, %al	0.009s
28	#pragma unroll(8)		0x402abe	131	vpretetch0 0x240(%rcx)	0.257s
29	#pragma ivdep		0x402ac5		Block 24:	
30	<pre>for(j=0; j<msize; j++)="" pre="" {<=""></msize;></pre>	45.404s	0x402ac5	131	vmovapd (%r8,%rax,8), %k0, %zmm1	6.147s
31	c[i][j] = c[i][j] + a[i][k] * b[k][j];	528.349s	0x402acc	131	vprefetchel 0x1000(%rcx,%rax,8)	11.817s
32	}		0x402ad4	131	vmovapd 0x40(%r8,%rax,8), %k0, %zmm2	6.982s
33	}		0x402adc	131	vprefetch0 0x400(%rcx,%rax,8)	9.000s
34	} Hondif (/)		0x402ae4	131	vmovapd 0x80(%r8,%rax,8), %k0, %zmm3	6.596s
35	#endif // }		0x402aec	131	vprefetch1 0x1000(%r8,%rax,8)	13.835s
.36 .37	}		0x402af4 0x402afc	131 131	vmovapd 0xc0(%r8,%rax,8), %k0, %zmm4	6.917s
.57			0x402arc	131	vprefetch0 0x400(%r8,%rax,8)	8.486s
	Selected 1 rc	· · ·			Selected 0 row(s):	
	No filters are applied. 💥 Process: Any Process 🗸 Thread	Any Thread		\mathbf{r}	Module: Any Module 🗸 Utilization: 🗸	Any Utilization 🗸
Ca	all Stack Mode: Only user functions 🔽 Inline Mode: on 🔽 Loop Mode:	Functions only	~			







M	/home/michome/rreed/pro	jects/matrix/l	inux/matrix-ı	nic - Ir	ntel VTune Amplifier	,
<u>F</u> ile	View Help					
Am						
Wold	come r001lh 🕅					
				_		
	ightweight Hotspots Hotspots viewpoint (change) ③					ntel VTune Amplifier XE 201
•) Analysis Target 🛛 🗛 Analysis Type 🛛 🛍 Summary 🛛 🔩 Bottom-up 🛛 🔩 Caller/Cal	llee 🗳 Top-dov	wn Tree 🛛 🛃 Tas	ks and	Frames 🖪 multiply.c 🕺	
Cou	urce Assembly 🗊 🔠 💿 💿 😵 😵 Assembly grouping:	Address				
50	urce Assembly 💷 🔠 🧼 🏈 🇐 🖄 Assembly grouping:	Basic Block / A	Address			
ou	Source		e / Basic Block	/ Addres	Assembly	CPU Time by Utilization
ine			C / Busic Block	Addres		🔲 Idle 📕 Poor 📙 Ok 📕 Ideal 📕
.13			0x402a7f	130	add %r9, %r8	0.073s
.14			0x402a82	130	lea (%r8,%rax,8), %r10	0.046s
15	Assembly View / 🛛 📒		0x402a86	130	and \$0x3f, %r10	0.009s
16			0x402a8a	130	<u>jnz 0x402ca2 <block 26=""></block></u>	
17	<mark>۵[]۱</mark>	j];	0x402a90		Block 23:	
18			0x402a90	131	lea (%rsi,%r13,1), %r9	0.028s
19	Assembly		0x402a94	131	vprefetch0 (%rcx)	0.183s
20			0x402a98	131	vbroadcastsdq (%r9,%rbx,8), %k0, %zmm0	
21	groupings		0x402a9f	131	vprefetch0 0x200(%rcx)	0.174s
22	<u> </u>	_	0x402aa6	131	vprefetch0 (%r8)	0.294s
23		_	0x402aab	130	movsxd %edx, %r9	0.018s
24			0x402aae	131	vprefetch0 0x200(%r8)	0.073s
25	<pre>#pragma omp parallel for collapse (2)</pre>	0.009s	0x402ab5	131	mov %al, %al	0.009s
26	<pre>for(i=0; i<msize; <="" for(i="0," i++)="" i<msize;="" pre="" {=""></msize;></pre>	5.780s	0x402ab7	131	vprefetch0 0x40(%rcx)	0.248s
27	<pre>for(k=0; k<msize; k++)="" td="" {<=""><td>0.6065</td><td>0x402abc</td><td>131</td><td>mov %al, %al</td><td>0.009s</td></msize;></pre>	0.6065	0x402abc	131	mov %al, %al	0.009s
28	#pragma unroll(8)		0x402abe	131	vprefetch0 0x240(%rcx)	0.257s
29 30	<pre>#pragma ivdep for(j=0; j<msize; j++)="" pre="" {<=""></msize;></pre>	45.404s	0x402ac5 0x402ac5	131	Block 24: vmovapd (%r8,%rax,8), %k0, %zmm1	6.147s
30 31	c[i][j] = c[i][j] + a[i][k] * b[k][j];	528,3495	0x402ac5 0x402acc	131	vprefetchel 0x1000(%rcx,%rax,8)	11.817s
32	([]]] = ([]]] + a[]](K] + b[K][]];	520.5495	0x402acc 0x402ad4	131	vmovapd 0x40(%r8,%rax,8), %k0, %zmm2	6.982s
33	}		0x402ad4	131	vprefetch0 0x400(%rcx,%rax,8)	9.000s
33 34	}		0x402adc 0x402ae4	131	vmovapd 0x80(%r8,%rax,8), %k0, %zmm3	6.596s
35	#endif // }		0x402ae4	131	vprefetch1 0x1000(%r8,%rax,8)	13.835s
36	}	=	0x402acc	131	vmovapd 0xc0(%r8,%rax,8), %k0, %zmm4	6.917s
37	,		0x402afc	131	vprefetch0 0x400(%r8,%rax,8)	8.486s
	Calastad 1 sources	(c) 520			Selected 0 row(s):	
	Selected 1 row	(s): 528.3			Selected 0 row(s):	
	No filters are applied. 💥 Process: Any Process 🔽 Thread: /	Any Thread				Any Utilization 🗸
					othization.	
Ci	all Stack Mode: Only user functions 🔽 Inline Mode: on 🔽 Loop Mode: F	unctions only	\sim			





For event collection the coprocessor is treated as a special HW architecture

9	/home/michome	e/rreed/projects/matrix/linux/ma	trix-mic - Intel VTune Amplifier		_
<u>F</u> ile View Help					
🚨 🕼 🖄 🖬 🗞 🕨 🗳 🕪					
Welcome r001lh New Amplifier F	Result 🗵				Ŧ
💹 Choose Analysis Type					Intel VTune Amplifier XE 2013
A Analysis Type					
A A A A	Lightweight Hotspots - Kr	ights Corner Platform		Сору	Start
 ✓ Algorithm Analysis ♣ Lightweight Hotspots ♣ Hotspots ♣ Concurrency 	collection is disabled. Reduce without stacks), which is usef	d overhead makes it possible to set a	ightweight Hotspots has lower overhead whe lower sampling interval than Hotspots (as lo e called frequently. This analysis type can als F1 for more details.	ow as 1ms	Start Paused
Å Locks and Waits	List of Intel Xeon Phi coproces	sor cards: 0			Project Properties
▷ 📄 Intel Core 2 Processor Analysis ▷ 📄 Nehalem / Westmere Analysis	Analyze user tasks				
👂 🧁 Sandy Bridge / Ivy Bridge / Haswe	O Details				
🞙 🧁 Intel Atom Processor Analysis	Events configured for CPU:	Intel(R) Xeon(R) E5 processor			
 Knights Corner Platform Analysis Lightweight Hotspots General Exploration 			adjust the Sample After values in the table b ne estimate option specified in the Project Pr		
Å Bandwidth	Event Name	Sample After Event Descriptio	n		
Power Analysis	CPU_CLK_UNHALTED	1000000			
🞙 🧁 Custom Analysis	INSTRUCTIONS_EXECUTED	1000000			



Project properties provides the means to invoke data collection by target type

- -	/home/michome/rreed/projects/matrix/linux/matrix-mic - Intel VTune Amplifier	×
<u>F</u> ile View Help		
🔤 🕼 🗠 🖆 👦 🕨 🛎 🐠	🧱 matrix-mic - Project Properties ×	
Welcome r001lh New Amplifier	Target Binary/Symbol Search Source Search	
Welcome r001lh New Amplifier Choose Analysis Type A Analysis A Lightweight Hotspots A Concurrency A Locks and Waits A D Intel Atom Processor Analysis A D Intel Atom Processor Analysis A General Exploration A General Exploration A Bandwidth P Ower Analysis A Custom Analysis	Target Binary/Symbol Search Source Search Target type Launch Application Launch Ap Launch Application Specify and Attach to Process cutable (target) to analyze. Press F1 for more details. Application: Profile System Application parameters: mic0 /tmp/matrix.mic Working directory: /home/cmplr/usr4/rreed/local/matrix/linux/matrix-mic Browse Ø Inherit system environment variables User-defined environment variables: Modify Managed code profiling mode: Auto Automatically resume collection after (sec): Modify Inherit system environment variables: Managed code profiling mode: Auto Automatically resume collection after (sec): Automatically stop collection after (sec): Image: Store result in the project directory: Nome/michome/rreed/projects/matrix/linux/matrix-mic Browse	Intel VTune Amplifier XE 2013 Copy tack s Ims used to Project Properties
	OK Cancel	
	List of filter Xeon Phil coprocessor cards.	_



Launch Application serves many uses, from host/offload to native execution

· 👰	/home/mich	ome/rreed/projects/matrix/linux/matrix-mic - Intel V	Tune Amp	olifier		_ o x
<u>F</u> ile View Help						
🔛 🗈 🖆 🖙 🕨 🖉 🚇	2	matrix-mic - Project Properties		;	<	
Welcome r001lh New Amplifier	Target Binary/Symbol Se	earch Source Search				Ŧ
Choose Analysis Type	Target type Launch Appl					Intel VTune Amplifier XE 2013
A A A A		e application executable (target) to analyze. Press F1 for mor	e details.		Сору	🚺 Start
▽ 🗁 Algorithm Analysis	Application:	ssh	~	Browse	tack	
Å Lightweight Hotspots Å Hotspots	Application parameters:	mic0 /tmp/matrix.mic	~	Modify	s 1ms e used to	G Start Paused
Å Concurrency Å Locks and Waits	Working directory:	/home/cmplr/usr4/rreed/local/matrix/linux/matrix-mic	~	Browse		Project Properties
 Intel Core 2 Processor Analysis Image: Processor Analysis 	Inherit system enviro	nment variables		=		
🕨 🦢 Sandy Bridge / Ivy Bridge / Haswe	User-defined environmen	it variables:				
👂 🗁 Intel Atom Processor Analysis				Modify		
 Knights Corner Platform Analysis Lightweight Hotspots General Exploration 	Managed code profiling r	node: Auto			/ by a rties	
Å Bandwidth	Automatically resume	e collection after (sec):				
D 🍃 Power Analysis	Automatically stop co	llection after (sec):				
👂 🗁 Custom Analysis	Store result in the pro	ject directory: //home/michome/rreed/projects/matrix/linux/m	natrix-mic			
	 Store result in (and cr 	eate link file to) another directory				
	/home/michome/rreed/p	rojects/matrix/linux/matrix-mic		Browse		
	Result location:				•	
			ОК	Cancel]	
l		processor cards.				



Search directories have been reorganized to speed symbol resolution during finalization


• Enumerate source directories under this tab

matrix-mic - Project Properties	×				
Target Binary/Symbol Search Source Search					
Additional Source File Locations Specify local directories to include in the search. Press F1 for more details.					
Search Directories					
/home/michome/rreed/projects/matrix/src					
Add new search location					

• Put library paths here

Notable coprocessor library paths:

/lib/firmware/mic /usr/linux-k1om-4.7/linux-k1om/lib64 /opt/intel/composerxe/lib/mic /opt/intel/composerxe/tbb/lib/mic /opt/intel/composerxe/mkl/lib/mic /opt/intel/mpi-rt/4.1.0/mic





General Exploration runs a set of events to drive top-down analysis

	/home/mic	home/rreed/proje	ects/matrix/linu	ıx/matr	ix-mic - Intel VT	une Amplifi	er				_ = ×
<u>E</u> ile View Help	N,										
🚨 🌆 🖄 🖆 📦 🕨 😅 🕕											
Welcome r001lh r002ge 🗵											
General Exploration Ge	eneral Exploration V	viewpoint (cha	inge) @						////Int	tel VTune	Amplifier XE 2013
	ເ E Collection Log 🕅 Su			n Tree	🗄 Tasks and Fram	es					
Grouping: Function / Call Stack											\$
	CPU Time v	Clockticks by CPU CLK UNH	Instructions Retired	CPI Rate	Cache U	5					. Hardware Ev Hard L2_DATA_RE L2_C
▶ multiply3\$omp\$parallel_for@125	556.376s	606,450,000,000	57.350.000.000	10.575							4,789,500,000 188,5
kmp wait sleep	57.615s	-	12,300,000,000	5.106	0 1.00		0.000		0		
<pre>>kmp_static_yield</pre>	32.385s		4,250,000,000	8.306	0 1.00		0.000		0		
▷tasklet_hi_action Sort	By Estimated Latency Impact	t									
▷ scned_info_queued indic ▷ dynamic_irq_cleanup local	metric is an estimate of the ator of whether the majority I L2 cache. To decrease this m nula: (CPU_CLK_UNHALTED -	L1 data misses are h netric, apply optimiza	itting in L2. If the v ations to reduce da	/alue for ta latenc	this metric is less t y such as data reor	han 145 cycles ganization, pre	, then it fetching,	is likely	the case that m	ore than ha	If of L1 misses are hitting
<pre>>_kmp_x86_pause</pre>	0.642s	700,000,000	250,000,000	2.800	0 1.00	0.000	0.000	0.000	0	0	0
_kmp_wait_to_unref_task_teams	0.413s	450,000,000	50,000,000	9.000	5,000,000 0.00	89.000	0.000	0.000	1,500,000	0	0
⊳vsnprintf	0.367s	400,000,000	0	0.000	0 1.00	0.000	0.000	0.000	0	0	0 4,50
▶rt_mutex_slowlock	0.367s	400,000,000		0.000	0.00		0.000		0	0	-
▶vdso_addr	0.321s	350,000,000	50,000,000	7.000	0 1.00		0.000		0	-	-
Selected 1 row(s):		5 000,450,000,000	57,350,000,000	10.575	144,250,000 0.9	54384.500	0.000	0.000	1,412,000,000	3,000,000	4,789,500,000 188,
Q°Q+Q−Q+ 0.5s	ls	1.5s	25	2.5s			5s		45	4.5s	✓ Thread
matrix.mic (0		1.55		2.55					45	4.55	Running
matrix.mic (0											E 🛛 السلا Hardware
matrix.mic (0 matrix.mic (0	CLK UNHALTED										✓ Hardware Ev
	READ_MISS_OR_WRITE_MI	ISS									Hardware
Ψ	READ_OR_WRITE						1				
matrix.mic (0 EXEC	STAGE_CYCLES										
	RUCTIONS_EXECUTED										
matrix.mic (0 L1_D/	ATA_HIT_INFLIGHT_PF1										
matrix.mic (0	ATA_READ_MISS_CACHE_FIL										 ✓
L2 D/			a, t n		داد آه. خلا	سد است	a)				
-	ATA_READ_MISS_MEM_FILL	1 1 1						.			
Hardware E L2_DA	ATA_READ_MISS_MEM_FILL ATA_WRITE_MISS_CACHE_F							jii.			»
Hardware E L2_D/			ad		Nodule: Any Modu	le			· ·		»





Start tuning on host

Overview of Intel[®] VTune[™] Amplifier XE

Efficiency metrics

Problem areas





Cycles Per Instruction (CPI), a standard measure, has some special kinks

- Threads on each Intel[®] Xeon[™] Phi core share a clock
 - If all 4 HW threads are active, each gets ¹/₄ total cycles
- Multi-stage instruction decode requires two threads to utilize the whole core – one thread only gets half
- With two ops/per cycle (U-V-pipe dual issue):

Threads per Core	Best CPI per Core	Best CPI per Thread		
1 x	1.0	= 1.0		
2 X	0.5	= 1.0		
3 x	0.5	= 1.5		
4 x	0.5	= 2.0		

To get thread CPI, multiply by the active threads





As an efficiency metric, CPI must be considered carefully: it IS a ratio

 Changes in CPI absent major code changes can indicate general latency gains/losses

Metric	Formula	Investigate if
CPI per Thread	CPU_CLK_UNHALTED/ INSTRUCTIONS_EXECUTED	> 4.0, or increasing
CPI per Core	(CPI per Thread) / Number of hardware threads used	> 1.0, or increasing

- Note the effect on CPI from applied optimizations
- Reduce high CPI through optimizations that target latency
 - Better prefetch
 - Increase data reuse through better blocking






Two more examples why absolute CPI value is less important than changes

• Scaling data from a typical lab workload:

Metric	1 hardware thread / core	2 hardware threads / core		4 hardware threads / core
CPI per Thread	5.24	8.80	11.18	13.74
CPI per Core	5.24	4.40	3.73	3.43

• Observed CPIs from several tuned workloads:







Copyright© 2014, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners.

Efficiency Metric: Compute to Data Access Ratio

 Measures an application's computational density, and suitability for Intel[®] Xeon Phi[™] coprocessors

Metric	Formula	Investigate if
Vectorization Intensity	VPU_ELEMENTS_ACTIVE / VPU_INSTRUCTIONS_EXECUTED	
L1 Compute to Data Access Ratio	VPU_ELEMENTS_ACTIVE / DATA_READ_OR_WRITE	< Vectorization Intensity
L2 Compute to Data Access Ratio	VPU_ELEMENTS_ACTIVE / DATA_READ_MISS_OR_ WRITE_MISS	< 100x L1 Compute to Data Access Ratio

 Increase computational density through vectorization and reducing data access (see cache issues, also, DATA ALIGNMENT!)







Start tuning on host

Overview of Intel[®] VTune[™] Amplifier XE

Efficiency metrics

Problem areas*

*tuning suggestions requiring deeper understanding of architectural tradeoffs and application data handling details are highlighted with this "ninja" notation





Problem Area: L1 Cache Usage

 Significantly affects data access latency and therefore application performance

Metric	Formula	Investigate if
L1 Misses	DATA_READ_MISS_OR_WRITE_MISS + L1_DATA_HIT_INFLIGHT_PF1	
L1 Hit Rate	(DATA_READ_OR_WRITE - L1 Misses) / DATA_READ_OR_WRITE	< 95%

- Tuning Suggestions:
 - Software prefetching
 - Tile/block data access for cache size
 - Use streaming stores



If using 4K access stride, may be experiencing conflict misses



Examine Compiler prefetching (Compiler-generated L1 prefetches should not miss)





Problem Area: Data Access Latency

Significantly affects application performance

Metric	Formula	Investigate if					
Estimated Latency Impact	>145						
 Tuning Suggestions: Software prefetching 							
 Tile/block data access for cache size Use streaming stores 							
J If usin	 Ose streaming stores Check cache locality – turn off prefetching and use CACHE_FILL events - reduce sharing if needed/possible If using 64K access stride, may be experiencing conflict misses 						



Problem Area: TLB Usage

 Also affects data access latency and therefore application performance

Metric	Formula	Investi- gate if:
L1 TLB miss ratio	DATA_PAGE_WALK/DATA_READ_OR_WRITE	> 1%
L2 TLB miss ratio	LONG_DATA_PAGE_WALK / DATA_READ_OR_WRITE	> .1%
L1 TLB misses per L2 TLB miss	DATA_PAGE_WALK / LONG_DATA_PAGE_WALK	> 100x

- Tuning Suggestions:
 - Improve cache usage & data access latency
 - If L1 TLB miss/L2 TLB miss is high, try using large pages



For loops with multiple streams, try splitting into multiple loops



If data access stride is a large power of 2, consider padding between arrays by one 4 KB page





Problem Area: VPU Usage

 Indicates whether an application is vectorized successfully and efficiently

Metric	Formula	Investigate if
Vectorization	VPU_ELEMENTS_ACTIVE /	<8 (DP),
Intensity	VPU_INSTRUCTIONS_EXECUTED	<16(SP)

- Tuning Suggestions:
 - Use the Compiler vectorization report!
 - For data dependencies preventing vectorization, try using Intel[®] Cilk[™] Plus #pragma SIMD (if safe!)
 - Align data and tell the Compiler!
 - Restructure code if possible: Array notations, AOS->SOA



Optimization

Problem Area: Memory Bandwidth

 Can increase data latency in the system or become a performance bottleneck

Metric	Formula	Investigate if
Memory Bandwidth	(UNC_F_CH0_NORMAL_READ + UNC_F_CH0_NORMAL_WRITE+ UNC_F_CH1_NORMAL_READ + UNC_F_CH1_NORMAL_WRITE) X 64/time	< 80GB/sec (practical peak 140GB/sec) (with 8 memory
		controllers)

- Tuning Suggestions:
 - Improve locality in caches
 - Use streaming stores
 - Improve software prefetching



Final caution: coprocessor collections can generate dense volumes of data Example: DGEMM on 60+ cores

<u>F</u> ile	e View Help						
Ø	🔒 🛛 🥼 🖄 🖄						
W	elcome r00	0bw r001bw 🗷					-
P	Memory	Bandwidth - Bandwidth	1 ?			Intel VTune A	Amplifier XE 2013
⊲	\varTheta Analysis	Target 🔺 Analysis Type 📟 C	ollection Log	🗄 Summary 🔗 I	Bottom-up		
	Q10 Q+ Q+Q#	5s	10s	15s	20s		🗹 Bandwidth,
, GB/	package_0	42.119					Bandwidt Read Bandwi
Bandwidth, GB/							السلام Read Ban
		41.326					
Indwid	package_0		1				
Read Bandwidt							
Ľ.		∫ [∢]= ₩				> > >>	
Gr	ouping: Fund	tion					~
12003	·	Function	CPU Time+ 🛠	Module	Function (Full)		
	[dgemm_linux_	_native]	5314.070s	dgemm_linux_native	[dgemm_linux_nativ	e]	=
[[vmlinux]		54.130s	vmlinux	[vmlinux]		
[dropbearmulti] 0		0.310s	dropbearmulti	[dropbearmulti]			
		Selected 1 row(s):	5314.070s				<u> </u>
★ No filters are applied. ♀ Any Process Any Thread Any Module					✓		
	Inline Mode:	on 🖌					

Tip: Use a CPU Mask to reduce data volume while maintaining equivalent accuracy.





Summary

- Vectorization, Parallelism, and Data locality are critical to good performance for the Intel[®] Xeon Phi[™] Coprocessor
- Event names can be misleading we recommend using the metrics given in this presentation or our tuning guide at <u>http://software.intel.com/en-</u> <u>us/articles/optimization-and-performance-tuning-</u> <u>for-intel-xeon-phi-coprocessors-part-2-</u> <u>understanding</u>
- Intel[®] VTune[™] Amplifier XE supports collecting all of the above metrics, as well as providing special analysis types like General Exploration and Memory Bandwidth



Please return your evaluation forms!



Copyright© 2014, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners.

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2014, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



