An Investigation of Compiler Vectorization on Current and Next-generation Intel Processors using Benchmarks and Sandia’s SIERRA Applications

Mahesh Rajan¹, Doug Doerfler², Mike Tupek¹, Si Hammond¹
¹Sandia National Laboratories, ²Lawrence Berkeley National Laboratory
Cray User Group Meeting, April 26-30, 2015, Chicago, IL

This work was supported in part by the U.S. Department of Energy. Sandia is a multi program laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States National Nuclear Security Administration and the Department of Energy under contract DE-AC04-94AL85000.
Motivation

• Acquisition of Trinity (NNSA’s ATS-1) by ACES (SNL & LANL Partnership)
  – >9500 nodes with Intel Haswell; SIMD unit: AVX2
  – > 9500 nodes of Intel Knights Landing (KNL); SIMD unit AVX-512F(AVX3.1)
  – Study vectorization to realize performance potential on Trinity

• Evaluate Cray, Intel and GNU compilers (auto-vectorization)
  – Study TSVC benchmark
  – Study LCALS benchmark

• Investigate approaches with real SNL SIERRA Mechanics kernels
  – Impact of data layout
  – Compiler auto-vectorization limitations and effective usage
  – Design and performance of a specially developed SIMD library
ACES (Sandia, LANL Partnership) new Advanced Technology System: Trinity
Processor Performance Trends
(from Eric Welch & James Evans; Multiple Processor Systems, 2013)

Figure 4.1 Potential speedup via parallelism from MIMD, SIMD, and both MIMD and SIMD over time for x86 computers. This figure assumes that two cores per chip for MIMD will be added every two years and the number of operations for SIMD will double every four years.
Vectorization Kernels from SIERRA/SM (Solid Mechanics)

- A general purpose massively parallel nonlinear solid mechanics finite element code for explicit transient dynamics, implicit transient dynamics and quasi-statics analysis
- Built upon extensive material, element, contact and solver libraries for analyzing challenging nonlinear mechanics problems for normal, abnormal, and hostile environments
- Similar to LSDyna or Abaqus commercial software systems
SIERRA Mechanics; need and approaches

• Compiler Auto-Vectorization
  – For simple loops, compilers auto-vectorizes;
    • Example:
      – for (int i=0; i < N; ++i) { 
        a[i] = b[i] + c[i] * d[i];
      }

• For “Complicated” loops compilers typically will not auto-vectorize

• SIERRA Solid Mechanics kernels have loops that are > 200 lines
  – Tensor33 multiply (symmetric x asymmetric)
  – Eigenvectors
  – Constitutive law evaluations

• Use SIMD vector intrinsics (low level functions):
  – Developed SIERRA SimdLib with Intrinsics (SLI) for easy port to different architectures
AVX Intrinsics

__m256d (4 doubles)

Compute \{1,2,3,4\} + 2.1:

double x[4] = \{1,2,3,4\};
__m256d a = __m256_loadu_pd(x);
__m256d b = __m256_set1_pd(2.1);
__m256d c = __m256_add_pd(a,b);
double result[4];
__m256_store_pd(result,c);
Platforms, Processors and compilers used in this study

<table>
<thead>
<tr>
<th>Processor</th>
<th>Platform Name</th>
<th>Specification/CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ivy Bridge</td>
<td>Edison, Morgan04</td>
<td>Intel(R) Xeon(R) CPU E5-2695 v2 @ 2.40GHz</td>
</tr>
<tr>
<td>Haswell</td>
<td>Mutrino, Shephard</td>
<td>Intel(R) Xeon(R) CPU E5-2698 v3 @ 2.30GHz</td>
</tr>
<tr>
<td>KNC</td>
<td>Corner, Morgan04</td>
<td>Intel(R) Xeon(R) Phi CPU @ 1.238 GHz</td>
</tr>
</tbody>
</table>

Compiler Versions used:
Intel 15.0.2
GNU gcc 4.9.2
Cray compilers under Cray Programming environment 5.2.40
TSVC (Test Suite for Vectorizing Compilers) Benchmark

- Originally developed by Callahan, et. al. (1988) in Fortran
- Extended, and converted to C by Maleki, et. al.
- A total of 151 loops (Single Precision Floats)
- It provides a large collection of basic loops that could be found in scientific HPC codes
- Forms a good basis for investigating compiler auto-vectorization capabilities
Our Method for Determining “vectorization”

- Taken from Maleki paper
- Baseline measurement: use no vectorization flag (e.g. –no-vec) but include optimization (-O3)
- Measurement with vectorization: Include vectorization flag (e.g. –mavx) and optimization (-O3)
- Speedup = (time w/o vectorization) / (time w/vectorization)
  - Greater than 1.5 is a “vectorized”
  - Less than 0.85 is “vectorized” but a slowdown
  - KNC max speedup=16; Ivy Bridge max=8; Haswell max=16 (w/fma)
- Benchmarks were modified to ensure array alignment on the appropriate SIMD width for the architecture
  - 32 bytes (256 bits) for Ivy Bridge and Haswell
  - 64 bytes (512 bits) for KNC
## TSVC Results

<table>
<thead>
<tr>
<th></th>
<th>KNC</th>
<th>Ivy Bridge w/AVX</th>
<th>Haswell w/AVX2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Intel</td>
<td>GNU</td>
<td>Intel</td>
</tr>
<tr>
<td>vectorized</td>
<td>111</td>
<td>61</td>
<td>99</td>
</tr>
<tr>
<td>speedup</td>
<td>103</td>
<td>58</td>
<td>96</td>
</tr>
<tr>
<td>slowdown</td>
<td>8</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>average speedup</td>
<td>8.04</td>
<td>2.87</td>
<td>2.47</td>
</tr>
<tr>
<td>total time</td>
<td>177.82</td>
<td>21.41</td>
<td>17.15</td>
</tr>
</tbody>
</table>

Intel & Cray on Ivy Bridge & Haswell showed a speed up for 66% of the loops; GNU 41%

From *total time* metric for Haswell: Cray faster by 1.07X of Intel and 1.28X of GNU

KNC total times are poor because of clock speed and not using minimum of 2 threads
TSVC Results

Speedup values > 16 not displayed
TSVC: Haswell Only

Vectorization Speedup

Benchmark

HSW GNU
HSW Intel
HSW Cray
LCALS (Livermore Compiler Analysis Suite) Benchmark

• Developed by Rich Hornung (LLNL)
• Represents **30** loops and kernels taken and/or derived from real codes
• **Double Precision Floats**
• Three variants
  – “Raw”: C/C++ for-loop syntax -> used for this study
    • Subset A: loops used in application codes
    • Subset B: used to illustrate compiler optimization issues
    • Subset C: extracted from Livermore Loops in C by Steve Langer
  – Other variants include OpenMP, functors and C++11 lambda functions -> NOT utilized for this study
## LCALs Results

<table>
<thead>
<tr>
<th></th>
<th>KNC</th>
<th>Ivy Bridge w/AVX</th>
<th>Haswell w/AVX2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Intel</td>
<td>GNU</td>
<td>Intel</td>
</tr>
<tr>
<td>vectorized</td>
<td>17</td>
<td>9</td>
<td>16</td>
</tr>
<tr>
<td>speedup</td>
<td>17</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>slowdown</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>average speedup</td>
<td>3.80</td>
<td>1.77</td>
<td>2.12</td>
</tr>
<tr>
<td>total time</td>
<td>5.57</td>
<td>0.83</td>
<td>0.59</td>
</tr>
</tbody>
</table>

Intel compiler vectorizes 53% on Ivy Bridge, 57% on Haswell; GNU 30%; Cray 20%; Cray compiler showed good speed up on Haswell of the vectorized loops, 2.98X;
LCALS Results

![Graph showing performance metrics for various tasks.

- PRESSURE_CALC
- ENERGY_CALC
- VOL3D_CALC
- DEL_DOT_VEC_2D
- COUPLE
- MULADDSUB
- IF_QUAD
- TRAP_INT
- HYDRO_1D
- ICCG
- INNER_PROD
- BAND_LIN_EQ
- TRIDIAG_ELIM
- EOS
- ADI
- INT_PREDICT
- DIFF_PREDICT
- FIRST_SUM
- FIRST_DIFF
- PIC_1D
- PIC_2D
- HYDRO_2D
- GEN_LIN_RECUR
- DISC_ORD
- MAT_X_MAT
- PLANCKIAN
- IMP_HYDRO_2D
- FIND_FIRST_MIN

Legend:
- KNC Intel
- IVB GNU
- IVB Intel
- IVB Cray
- HSW GNU
- HSW Intel
- HSW Cray]
SIERRA Kernels Chosen for this study

- **Eigenvector kernel:**
  - Computes eigenvectors and eigenvalues of a symmetric 3x3 matrix
  - Computation based on analytic formula
  - Kernel code uses conditionals and trigonometric function evaluations

- **Elasticity Kernel:**
  - Computes mechanical stress from stretching tensor and rotation tensor; all 3x3 matrices; rotation tensor non-symmetric
  - Uses material properties Bulk Modulus and Shear Modulus
  - Kernel code relatively straight forward; no conditionals; most complicated math is a cube-root

- **Plasticity Kernel:**
  - Computes stress tensor from strain-rate tensor and old-stress tensor (all symmetric 3x3 matrices); uses also an array of length 11 that stores the internal state history of the material
  - Uses material properties Bulk Modulus, Shear Modulus, Yield Stress, and Hardening Modulus
  - Kernel code is complex as it has structs with stride 11 (i.e. 11 doubles), has many inputs, has conditionals and even has a while loop at the inner most level to assess convergence of the material model’s plastic strain updates
Data structure layout investigated

AOS, SOA and SLI

Array of Structures (AOS)

| x | y | z | x | y | z | x | y | z | x | y | z |

Structure of Arrays (SOA)

| x | x | x | x | y | y | y | y | y | y | z | z | z | z |

SimdLib with Intrinsic (SLI); schematic SIMD Length=2

| x | x | y | y | z | z | x | x | y | y | y | y | z | z | z | z |
Sandia SIERRA/SM team’s SIMDLIB

- Motivated by compiler limitations on complex loops
- Uses SIMD vector intrinsics
- Clever design using C++ templates and structs to make it independent of platform and compilers (Portability a key design goal)
- Key components: “Doubles” struct, a “Bools” struct, and an integer valued vector-length
- At compile time for the target SIMD unit “Doubles” and “Bools” structs are then sized to the vector-length
- The most common mathematical operations (such as +, -, *, /, sqrt, <, <=, !=, &&, | |, etc.) are overloaded to use the appropriate SIMD intrinsics on the data members of the “Doubles” and “Bools” structs
Ivy Bridge: SIERRA kernels speedup relative to AOS layout and no vectorization

<table>
<thead>
<tr>
<th></th>
<th>Eigenvector</th>
<th>Elasticity</th>
<th>Plasticity</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOS</td>
<td>1.62</td>
<td>1.01</td>
<td>0.99</td>
</tr>
<tr>
<td>AOS, IVDEP</td>
<td>1.67</td>
<td>1.61</td>
<td>0.98</td>
</tr>
<tr>
<td>SOA</td>
<td>1.09</td>
<td>0.99</td>
<td>0.70</td>
</tr>
<tr>
<td>SOA, IVDEP</td>
<td>2.45</td>
<td>2.19</td>
<td>0.71</td>
</tr>
<tr>
<td>SLI</td>
<td>2.27</td>
<td>1.86</td>
<td>1.80</td>
</tr>
</tbody>
</table>

Auto Vectorization requires implementing the kernel function as inline function in a header file and increase max inline size with flag:

-`-inline-max-total-size=10000`
Haswell: SIIERRA kernels speedup relative to AOS layout and no vectorization

<table>
<thead>
<tr>
<th></th>
<th>Eigenvector</th>
<th>Elasticity</th>
<th>Plasticity</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOS</td>
<td>1.80</td>
<td>1.00</td>
<td>0.97</td>
</tr>
<tr>
<td>AOS, IVDEP</td>
<td>1.74</td>
<td>1.37</td>
<td>0.97</td>
</tr>
<tr>
<td>SOA</td>
<td>0.90</td>
<td>0.99</td>
<td>0.58</td>
</tr>
<tr>
<td>SOA, IVDEP</td>
<td>2.53</td>
<td>2.45</td>
<td>0.59</td>
</tr>
<tr>
<td>SLI</td>
<td>2.03</td>
<td>1.79</td>
<td>1.54</td>
</tr>
</tbody>
</table>

• Are prefetch instructions for compiled code the reason for SOA+IVDEP performance being better than the SLI performance?
  
  Used CrayPat: ratio of the metric: \( \text{MEM\_UOPS\_RETIRED}\text{:ALL\_LOADS} \) SimdLib/ SOA+IVDEP = 1.4; Value close to run time ratio of SimdLib/ SOA+IVDEP = 1.38; Also CrayPat metric that measures L2 prefetch hits: \( \text{L2\_RQSTS}\text{:L2\_PF\_HIT} \) registered 3 times higher value for SOA+IVDEP over Simdlib. CrayPat metric that measures L2\_RQSTS\text{:L2\_PF\_MISS} were nearly the same.
KNC: SIERRA kernels speedup relative to AOS layout and no vectorization

<table>
<thead>
<tr>
<th></th>
<th>Eigenvector</th>
<th>Elasticity</th>
<th>Plasticity</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOS</td>
<td>2.28</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>AOS, IVDEP</td>
<td>1.64</td>
<td>0.92</td>
<td>1.00</td>
</tr>
<tr>
<td>SOA</td>
<td>0.95</td>
<td>0.84</td>
<td>0.63</td>
</tr>
<tr>
<td>SOA, IVDEP</td>
<td>5.14</td>
<td>7.16</td>
<td>0.63</td>
</tr>
<tr>
<td>SLI</td>
<td>5.10</td>
<td>2.39</td>
<td>2.63</td>
</tr>
</tbody>
</table>
MiniApps on KNC

<table>
<thead>
<tr>
<th>Application</th>
<th>miniFE</th>
<th>AMG</th>
<th>UMT</th>
<th>SNAP</th>
</tr>
</thead>
<tbody>
<tr>
<td>% speedup with Vectorization</td>
<td>4.68%</td>
<td>6.52%</td>
<td>17.95%</td>
<td>19.52%</td>
</tr>
</tbody>
</table>

MiniFE Tuning:
- KNC performance, 23% slower than the front-end Sandy Bridge node
- Additional gains in performance were achieved by disabling transparent huge pages and using selectively large page allocations for vector data structures to lower TLB miss rates. These tuning measures improved the KNC performance by 33%
- Finally KNC exceeded FE Sandy Bridge by 20% (see figure)
Use of hardware counters on KNC; vectorization effectiveness

Investigated with a simple DGEMM matrix multiply benchmark:

Vectorization intensity defined as:

\[ \text{Vectorization Intensity} = \frac{\text{VPU_ELEMENTS_ACTIVE}}{\text{VPU_INSTRUCTIONS_EXECUTED}} \]

vectorization intensity measured for DGEMM = 7.84

Metric upper bound of 8. Values close 8 suggest efficient use of MIC’s SIMD units.

However since the VPU_ELEMENTS_ACTIVE counter measures in addition to the double precision floating point instructions, vector load/stores from memory and instructions to manipulate vector mask registers this metric is misleading.

The fact that our measurements of this metric achieves close to the peak showing high vectorization intensity is misleading if our goal is to achieve high floating point operations throughput. The percentage of peak double precision floating point operations achieved with MKL DGEMM in this test is about 30%; Need DP_OPS counter!!
Conclusions

• The TSVC and LCAL benchmarks show a performance gain of 3X if the compute intensive kernels are vectorized

• Our need for SIERRA/SM SimdLib as typified by the plasticity kernel; compiler is unable to vectorize some complex loops even with pragmas.

• SimdLib designed for easy portability to processors with different lengths of the vector registers

• Compiler can indeed give the best performance when kernels have appropriate data structure and compiler vectorization is aided by pragma

• The importance of hardware performance counter measures to identify all aspects of effective use of the SIMD units is pointed out