Performance of MPI/OpenMP Hybrid VASP on Cray XC40 Based on Intel Knights Landing Many Integrated Core Architecture

Zhengji Zhao¹ (zzhao@lbl.gov), Martijn Marsman² (martijn.marsman@univie.ac.at), Florian Wende³ (wende@zib.de), and Jeongnim Kim⁴ (jeongnim.kim@intel.com)

¹) National Energy Research Scientific Computing Center (ERSC), Lawrence Berkeley National Laboratory, Berkeley, USA; ²) University of Vienna, Vienna, Austria; ³) Zuse Institute Berlin (ZIB), Germany; ⁴) Intel, USA

Cray User Group Meeting, May 11, 2017, Redmond, WA
Acknowledgement

• Intel Corp. within the “Research Center for Many-core High-Performance Computing” (IPCC) at ZIB.
• NERSC Exascale Science Applications Program (NESAP).
Outline

- Motivation
- MPI+OpenMP Hybrid VASP – Optimizations for KNL
- Benchmarks and Experiment Setups
- Performance and Analysis
  - Thread scaling, NUMA, MCDRAM modes, hugepages, Hyper-Threading, compilers and libraries
- Summary and Future work
Background

- With the recent installation of Cori KNL system, NERSC is transitioning from the multi-core to the more energy-efficient many-core era.
- Most of the applications at NERSC must be ported, optimized, or re-implemented to run efficiently on this new architecture.
- Code optimizations need to address increased parallelisms on the node, larger vector units, high bandwidth on chip memory.
VASP is a state-of-the-art electronic structure (ES) code.

- Supporting a wide range of electronic structure methods, from Density-Functional-Theory (DFT), Hartree-Fock (HF) and hybrid (HF/DFT) functionals, to the many-body-perturbative approaches based on the random-phase-approximation (GW and ACFDT).
- Solving non-linear eigenvalue problem iteratively. FFTs and Linear Algebra libraries (BLAS/LAPACK/ScalAPACK) are heavily depended on.
- Written in Fortran 90 and parallelized with MPI prior to the MPI/OpenMP hybrid VASP.

VASP has recently completed the transition from an MPI-only to an MPI/OpenMP hybrid code base.

VASP, ranked #1 among ~700 application codes at NERSC, consumes more than 10-12% of the computing cycles at NERSC.
MPI/OpenMP hybrid VASP outperforms the pure MPI code by 2-3 times on Cori KNL

All runs used 8 Haswell or KNL nodes on Cori. The numbers inside the “()”, [num;] num,num, are the number of MPI tasks used for the MPI only VASP 5.4.1, if present; the MPI tasks, OpenMP threads per task used to run the Hybrid VASP.
MPI/OpenMP hybrid VASP outperforms the pure MPI code by 2-3 times on Cori KNL

The optimal performance was \textit{not possible} without using optimal build/run/boot time options and optimal number of MPI tasks and OpenMP threads.
More details on optimizations in the hybrid VASP can be found in a IWOMP17 submission:

*Porting VASP from MPI to MPI + OpenMP [SIMD]*

Optimization Strategies, Insights and Feature Proposals
OpenMP threading are added into existing MPI code base

- VASP solves a set of Schrodinger-like eigenvalue/function problems
  - using iterative matrix diagonalization schemes, e.g., Blocked Davidson or RMM-DIIS.
- MPI parallelization (distributing data)
  - over the bands (high level)
  - over Fourier coefficient of the bands (low level)
- MPI + OpenMP parallelization
  - MPI over bands (high level)
  - OpenMP threading over the coefficients of bands, either by explicitly adding OpenMP directives or via using threaded FFTW and LAPACK/BLAS3 libraries
  - No nested OpenMP

\[
H[\{\psi\}]\psi_n = \varepsilon_n\psi_n, \quad n = 1, \ldots, N
\]
\[
\int \psi_n^*(\mathbf{r})\psi_m(\mathbf{r})d\mathbf{r} = \delta_{nm}.
\]
\[
\Psi_n(\mathbf{r}) = \text{FFT}\{\Psi_n(\mathbf{G})\}(\mathbf{r})
\]
SIMD vectorization is deployed extensively in the hybrid VASP

Either implicitly within library calls or explicitly at the loop level

- loop vectorization via !$omp simd
- function vectorization via !$omp declare simd

1. SIMD Vectorization for nested subroutines calls
   - by splitting the loops into chunks of SIMD length, pack and unpack data into vectors

2. LOOP splitting

For GNU compiler to use libmvec

```fortran
module simd
  type, public :: simd_real8
  real*8 :: x(0 : SIMD_WIDTH-1)
  end type simd_real8
  type, public :: simd_mask8
  logical :: x(0 : SIMD_WIDTH-1)
  end type simd_mask8
  ..
  \textbf{interface}
  \begin{verbatim}
  function simd_exp(x) bind(c,name="__exp_finite")
    !$omp declare simd (simd_exp)
    real*8 :: x, y
    real*8, value, intent(in) :: x
    end function simd_exp
  \end{verbatim}
  \textbf{end interface}
  end module simd

subroutine foo(..)
  ..
  do i = 1, n
    do ii = 0, SIMD_WIDTH-1
      if (vmask%x(ii)) x(ii) = log(x%ii)
      endif
    enddo
  enddo
  ..
end subroutine foo

subroutine vbar(x, y, mask)
  type(simd_real8) :: x, y
  type(simd_mask8) :: mask
  ..
  if (vmask%x(ii)) x(i + ii) = vx%x(ii)
  vmask%x(ii) = .false.
  endif
  if ((i + ii) .le. n) then
    vx%x(ii) = x(i + ii)
  endif
  enddo
  ..
end subroutine vbar
```

For Intel compiler

```fortran
module simd
  type, public :: simd_real8
  real*8 :: x(0 : SIMD_WIDTH-1)
  end type simd_real8
  type, public :: simd_mask8
  logical :: x(0 : SIMD_WIDTH-1)
  end type simd_mask8
  ..
  \textbf{interface}
  \begin{verbatim}
  function simd_exp(x) bind(c,name="__exp_finite")
    \textbf{!$omp declare simd (simd_exp)}
    real*8 :: x, y
    real*8, value, intent(in) :: x
    end function simd_exp
  \end{verbatim}
  \textbf{end interface}
  end module simd

subroutine foo(..)
  ..
  do i = 1, n
    do ii = 0, SIMD_WIDTH-1
      if (vmask%x(ii)) x(ii) = log(x%ii)
      endif
    enddo
  enddo
  ..
end subroutine foo
```

For GNU compiler

```fortran
module simd
  type, public :: simd_real8
  real*8 :: x(0 : SIMD_WIDTH-1)
  end type simd_real8
  type, public :: simd_mask8
  logical :: x(0 : SIMD_WIDTH-1)
  end type simd_mask8
  ..
  \textbf{interface}
  \begin{verbatim}
  function simd_exp(x) bind(c,name="__exp_finite")
    \textbf{!$omp declare simd (simd_exp)}
    real*8 :: x, y
    real*8, value, intent(in) :: x
    end function simd_exp
  \end{verbatim}
  \textbf{end interface}
  end module simd

subroutine foo(..)
  ..
  do i = 1, n, SIMD_WIDTH
    \textbf{!$omp simd}
    do ii = 0, SIMD_WIDTH-1
      if (vmask%x(ii)) x(ii) = log(x%ii)
    enddo
  enddo
  ..
end subroutine foo
```

For Intel compiler

```fortran
module simd
  type, public :: simd_real8
  real*8 :: x(0 : SIMD_WIDTH-1)
  end type simd_real8
  type, public :: simd_mask8
  logical :: x(0 : SIMD_WIDTH-1)
  end type simd_mask8
  ..
  \textbf{interface}
  \begin{verbatim}
  function simd_exp(x) bind(c,name="__exp_finite")
    \textbf{!$omp declare simd (simd_exp)}
    real*8 :: x, y
    real*8, value, intent(in) :: x
    end function simd_exp
  \end{verbatim}
  \textbf{end interface}
  end module simd

subroutine foo(..)
  ..
  do i = 1, n, SIMD_WIDTH
    \textbf{!$omp simd}
    do ii = 0, SIMD_WIDTH-1
      if (vmask%x(ii)) x(ii) = log(x%ii)
    enddo
  enddo
  ..
end subroutine foo
```
Explicit use of MCDRAM was explored in hybrid VASP via Intel compiler directive, however, it was not adopted in the hybrid VASP.

- To use MCDRAM, some of the stack variables had to be converted to allocatable heap variables, unfortunately this change itself slowed down the code significantly.
- VASP uses MCDRAM as cache or flat memory via numactl.
- Other external tools such as Intel AutoHBW can be exploited as well.

```fortran
SUBROUTINE RACC0MU(NONLR_S, WDES1, CPROJ_LOC, CRACC, LD, NSIM, LDO)
  ...
  REAL(qn), ALLOCATABLE :: WORK(:), TMP(:,:)
  GDEF, ALLOCATABLE :: CPROJ(:,:)
  !DIR$ ATTRIBUTES FASTMEM :: WORK, TMP, CPROJ
  ...
  ALLOCATE(WORK(ndata*NSIM*NONLR_S%IRMAX), TMP(NLM,ndata*2*NSIM), CPROJ(WDES1%NPRO_TOT,NSIM))
  ...
END SUBROUTINE RACC0MU
```
Cori hardware and software overview

- Cori, a Cray XC40 system at NERSC based on Intel KNL and Haswell architectures, interconnected with Cray Aries network
  - Cori has over 9300 single-socket Intel® Xeon Phi™ Processor 7250 ("Knights Landing") nodes @1.4 GHz with 68 cores (272 threads) per node, two 512 bit vector units per core, and 16 GB high bandwidth on-package memory (MCDRAM) with 5X the bandwidth of DDR4 DRAM memory (>400 GB/sec) and 96 GB DDR4 2400 MHz memory per node.
  - Cori has over 2000 dual-socket 16-cor Intel® Xeon™ Processor E5-2698 v3 ("Haswell") nodes @2.3GHz with 32 cores (64 threads) per node, two 256 bit vector units per core, 128 GB 2133 MHz DDR4 memory. Cori nodes are interconnected with Cray’s Aries network with Dragonfly topology.
- Cori runs CLE 6.3 Update 4, and SLURM 2017.02.
Selected 6 benchmarks cover representative VASP workloads, exercising different code paths, ionic constituent and problem sizes

<table>
<thead>
<tr>
<th></th>
<th>PdO4</th>
<th>GaAsBi -64</th>
<th>CuC</th>
<th>Si256</th>
<th>B.hR105</th>
<th>PdO2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrons (Ions)</td>
<td>3288 (348)</td>
<td>266 (64)</td>
<td>1064 (98)</td>
<td>1020 (255)</td>
<td>315 (105)</td>
<td>1644(174)</td>
</tr>
<tr>
<td>Functional</td>
<td>DFT</td>
<td>DFT</td>
<td>vDW</td>
<td>HSE</td>
<td>HSE</td>
<td>DFT</td>
</tr>
<tr>
<td>Algo</td>
<td>RMM (VeryFast)</td>
<td>BD+RMM (Fast)</td>
<td>RMM (VeryFast)</td>
<td>CG (Damped)</td>
<td>CG (Damped)</td>
<td>RMM (VeryFast)</td>
</tr>
<tr>
<td>NEML(NELMDL)</td>
<td>5 (3)</td>
<td>8 (0)</td>
<td>10 (5)</td>
<td>3(0)</td>
<td>10 (5)</td>
<td>10 (4)</td>
</tr>
<tr>
<td>NBANDS</td>
<td>2048</td>
<td>192</td>
<td>640</td>
<td>640</td>
<td>256</td>
<td>1024</td>
</tr>
<tr>
<td>FFT grids</td>
<td>80x120x54</td>
<td>70x70x70</td>
<td>70x70x210</td>
<td>80x80x80</td>
<td>48x48x48</td>
<td>80x60x54</td>
</tr>
<tr>
<td>NPLWV</td>
<td>518400</td>
<td>343000</td>
<td>1029000</td>
<td>512000</td>
<td>110592</td>
<td>259200</td>
</tr>
<tr>
<td>IRMAX</td>
<td>1445</td>
<td>4177</td>
<td>3797</td>
<td>1579</td>
<td>1847</td>
<td>1445</td>
</tr>
<tr>
<td>IRDMAX</td>
<td>3515</td>
<td>17249</td>
<td>50841</td>
<td>4998</td>
<td>2358</td>
<td>3515</td>
</tr>
<tr>
<td>LMDIM</td>
<td>18</td>
<td>18</td>
<td>18</td>
<td>18</td>
<td>8</td>
<td>18</td>
</tr>
<tr>
<td>KPOINTS</td>
<td>1 1 1</td>
<td>4 4 4</td>
<td>3 3 1</td>
<td>1 1 1</td>
<td>1 1 1</td>
<td>1 1 1</td>
</tr>
</tbody>
</table>
Benchmarking approach

- Benchmark measures the LOOP+ time, which is the major portion of the execution time in the production execution of the VASP (disabled I/O).
- Run each benchmark multiple times (>3 times) and took the best run time.
- Process/thread affinity controlled by the OpenMP runtime (memory affinity by numactl) across all compiler builds of VASP.
  - Export OMP_PROC_BIND=true
  - Export OMP_PLACES=Threads
VASP versions, compilers and libraries used

- MPI+OpenMP hybrid version (last commit date 4/13/2017) was used in the most of the tests, some earlier versions, e.g., 3/23/2017 was used in some of the tests as well.
- CDT 17.03 (cray-mpich/7.5.3, cray-libsci/16.11.1, fftw/3.4.6.6)
- Intel compiler and MKL from 2017 Update 1 + ELPA (version 2016.005)
- GNU compiler 6.3
- Cray compiler 8.5.4
MPI/OpenMP Parallel Scaling
Hybrid VASP performs best with 4 or 8 OpenMP threads/MPI task

The spikes at thread counts at 16 needs to be investigated, which could be some indication of the system issue, as Cori KNL system is undergoing continuous configuration change and system upgrades before entering productions.
Hybrid VASP performs best with 4 or 8 OpenMP threads/task.

At larger node counts, the code can make use of the more threads per task (e.g., 16). This is a promising feature of the code, which opens door to scale to more nodes to solve bigger and more complex problems faster.
Using 4 and 8 threads helps the performance.
Hybrid VASP performs best with 4 or 8 OpenMP threads/task

Thread Scaling
Hybrid VASP performs best with 4 or 8 OpenMP threads/task.

The spikes were reproducible, need further investigation.
Hybrid VASP performs best with 4 or 8 OpenMP threads/task

Thread Scaling

No. of OpenMP Threads per MPI Task / No. of Nodes
NUMA, MCDRAM Modes
Hybrid VASP performs similarly under the cache/flat modes for the workloads that fit into MCDRAM
Hybrid VASP performs similarly under the cache/flat modes for the workloads that fit into MCDRAM.
Hybrid VASP performs similarly under the cache/flat modes for the workloads that fit into MCDRAM

No. of OpenMP Threads per MPI Task / No. of Nodes

Loop+ Time (sec)

Cache vs Flat modes on KNL (Hugepages2M, 1 Thread/Core, B.hR105_hse)

Cache vs Flat modes on KNL (Hugepages2M, 1 Thread/Core, PdO2)
Hyper-Threading
Hyper-Threading helps HSE workloads (arguably), but not other workloads in the parallel scaling regions on KNL.
Hyper-Threading rarely helps the hybrid VASP performance on KNL

Hyper-Threading Effect on KNL (Cache Mode, Hugepages2M,CuC_vdw)

Hyper-Threading Effect on KNL (Cache Mode, Hugepages2M,GaAsBi-64)
Hyper-Threading rarely helps the hybrid VASP performance on KNL

Hyper-Threading Effect on KNL (Cache Mode, Hugepages2M, B.hR105_hse)

Hyper-Threading Effect on KNL (Cache Mode, Hugepages2M, PdO2)
Hugepage memory helps hybrid VASP performance on KNL

\(^\star\) VASP ran out of 2M hugepage memory with 1 thread/task runs for Si256_hse.
The use of hugepage memory does not slow down the code for the workloads it does not help significantly.
Hugepage memory helps hybrid VASP performance

![Hugepages Effect on KNL (Cache Mode, 1 Thread/Core,B.hR105_hse)](chart1)

![Hugepages Effect on KNL (Cache Mode, 1 Thread/Core,PdO2)](chart2)

No. of OpenMP Threads per MPI Task / No. of Nodes

Hugepages
Compilers and Libraries
Hybrid VASP linked to MKL outperforms that linked to Libsci + FFTW for all three compilers (Intel, Cray and GNU) on KNL.
Hybrid VASP linked to MKL outperforms that linked to Libsci + FFTW for all three compilers (Intel, Cray and GNU) on KNL

No. of OpenMP Threads per MPI Task / No. of Nodes

Compiler + Libraries (Hugepages2M, 1 Thread/Core, CuC_vdw)

- intel-mkl-elpa
- intel-mkl-elpa-dynamic
- intel-libsci-fftw
- intel-mkl
- intel-mkl+libsci (scalapack)
- cray-libsci-fftw
- cray-mkl
- cray-mkl-fftw
- cray-mkl-libsci (scalapack)
- gnu-libsci-fftw-pthread-iomp5
- gnu-libsci-fftw
- gnu-mkl
Summary and Future work
We studied the parallel/thread scaling of the MPI/OpenMP hybrid code with representative VASP workloads on Cori KNL system and tested the performance impact from a few build/boot/run time options. Our study shows that

1. The hybrid code performs best at 4 or 8 threads per MPI task. Using 8 threads per task in production runs is recommended.

2. Intel compilers + MKL (and FFTW interface wrappers from MKL) delivers the best performance among other compiler and library combinations, e.g., Intel, Cray and GNU compilers + Libsci and FFTW.
Best practice

3. Hugepages helps (or no hinder to) the performance almost in all cases, so the use of hugepages is recommended.

4. For the workloads that fit into MCDRAM, the cache and flat mode performs similarly. We recommend to run the hybrid VASP under the cache mode for simplicity.

5. Hybrid VASP gets most performance benefit from using MCDRAM. So it could be beneficial to use more nodes and threads (8 threads) to reduce the memory requirement per node.
Best practice

6. Using 1 hardware thread per core is recommended in general. However, hyper-threading could help the VASP performance with the HSE workloads, especially when running at a smaller node count.

7. Using 64 cores out of 68 available cores were used.
Issues and future work

• Further investigation is needed to understand the reproducible spikes in the performance data (at OpenMP thread counts 1 and 16)
Thank you!