Performance and Power Modeling and Prediction Using MuMMI and Ten Machine Learning Methods

Xingfu Wu, Valerie Taylor
Argonne National Laboratory
University of Chicago
Email: \{xingfu.wu, vtaylor\}@anl.gov

Zhiling Lan
Department of Computer Science
Illinois Institute of Technology
Email: lan@iit.edu

Abstract—In this paper, we use the modeling and prediction tool Multiple Metrics Modeling Infrastructure (MuMMI) and 10 machine learning methods to model and predict performance and power and compare their prediction error rates. We use a fault-tolerant linear algebra code and a fault-tolerant heat distribution code to conduct our modeling and prediction study on the Cray XC40 Theta and IBM Blue Gene/Q Mira at Argonne National Laboratory and the Intel Haswell cluster Shepard at Sandia National Laboratories. Our experiment results show that the prediction error rates in performance and power using MuMMI are less than 10% for most cases. Based on the models for runtime, node power, CPU power, and memory power, we identify the most significant performance counters for potential optimization efforts associated with the application characteristics and the target architectures, and we predict theoretical outcomes of the potential optimizations. When we compare the prediction accuracy using MuMMI with that using 10 machine learning methods, we observe that MuMMI not only results in more accurate prediction of both performance and power but also presents how performance counters contribute in the performance and power models. This information provides some insights into how to fine-tune the applications and/or systems for energy efficiency.

1. Introduction

Energy-efficient scientific applications require insight into how high-performance computing (HPC) system features impact the applications’ power and performance. This insight can result from the development of performance and power models. Dense matrix factorizations, such as LU, Cholesky, and QR, are widely used for scientific applications that require solving systems of linear equations, eigenvalues, and linear least squares problems [14] [6]. Such real-world scientific applications take a long time to execute on current supercomputers, often facing software or hardware failures that delay the time to solution; and future HPC systems are expected to have additional power and resilience requirements representing a multidimensional tuning challenge. To embrace these key challenges, we must understand the complicated tradeoffs among runtime, power, and resilience.

In this paper we explore performance and power modeling and prediction of an algorithm-based fault-tolerant linear algebra code (FTLA) [26] and a fault-tolerant heat distribution code (HDC) [25] using the Multiple Metrics Modeling Infrastructure (MuMMI) [58] [59] and 10 machine learning methods from the R caret package [32] [9].

MuMMI facilitates systematic measurement, modeling, and prediction of performance and power consumption and performance-power tradeoffs and optimization for parallel applications on given HPC systems. The 10 machine learning methods are random forests [35], Gaussian process with radial basis function [31], eXtreme Gradient Boosting [12], stochastic gradient boosting [18], Cubist [33], ridge regression [62], k-nearest neighbors [32], support vector machine with a linear kernel [31], conditional inference tree [28], and multivariate adaptive regression spline [39].

We conduct our experiments on the Cray XC40 Theta [51] and IBM Blue Gene/Q Mira [40] at Argonne National Laboratory and on the Intel Haswell cluster Shepard [50] at Sandia National Laboratories. Our experiment results show that the prediction error rates in performance and power using MuMMI are less than 10% for most cases. Based on the models for runtime, node power, CPU power, and memory power, we identify the most significant performance counters for potential optimization efforts associated with the application characteristics and the target architectures, and we predict theoretical outcomes of the potential optimizations. When we compare the prediction accuracy using MuMMI with that using the 10 machine learning methods, we observe that MuMMI results in more accurate prediction in both performance and power.

The remainder of this paper is organized as follows. Section 2 discusses the applications FTLA and HDC. Section 3 briefly describes the three architectures used in our experiments and their power-profiling tools. Section 4 presents performance and power characteristics, modeling, and prediction of FTLA using MuMMI. Section 5 discusses the modeling and prediction of FTLA and HDC using 10 machine learning methods and compares them with MuMMI. Section 6 summarizes this work. Notice that we use the formula \((prediction - baseline)/baseline \times 100\%\) to calculate the prediction error rate in this paper.
2. Fault-Tolerant Applications: FTLA and HDC

A number of resilience methods have been developed for preventing or mitigating failure impact. Existing resilience strategies can be broadly classified in four approaches: checkpoint based, redundancy based, proactive, and algorithm based. Checkpoint/restart is a long-standing fault tolerance technique to alleviate the impact of system failures, in which the applications save their state periodically, then restart from the last saved checkpoint in the event of a failure. Multilevel checkpointing is the state-of-the-art design of checkpointing, focusing on reducing checkpoint overhead to improve checkpoint efficiency. Such checkpointing libraries include Fault Tolerance Interface (FTI) [7] [25], Scalable Checkpoint/Restart (SCR) [48] [41], VeloC [54], and diskless checkpointing [44]. Redundancy approaches improve resilience by replicating data or computation [21] [22] [23]. Proactive methods take preventive actions before failures, such as software rejuvenation and process or object migration [42]. Algorithm-based fault tolerance (ABFT) methods maintain consistency of the recovery data by applying appropriate mathematical operations on both the original and recovery data, and they adapt the algorithm so that the application dataset can be recovered at any moment [30] [1] [10] [5] [6]. ABFT has been applied to High-Performance Linpack (HPL) [13], to Cholesky factorization [27], and to LU and QR factorizations [14] [15] [6]. FTLA [26] [6], developed in particular as an extension to ScalAPACK [49], tolerates and recovers from fail-stop failure, a process that completely stops the system component from responding, triggering the loss of a critical part of the global application state and halting the application execution.

Matrix QR factorization decomposes a matrix $A$ into a product $A = QR$, where $Q$ is an orthogonal matrix and $R$ is an upper triangular matrix. The code fta-rSC13 [26] consists of two main components: one QR operation followed by a resilient QR (RQR) operation, where the RQR performs one QR, checkpointing, and repairing a failure until completing without a failure, as shown in Figure 1. The structure of block QR and LU is identical. We focus on QR in this paper. The main loop is associated with the matrix sizes. For each matrix size, it performs one QR followed by one small loop. The small loop size is the number of error injections. For each error injection, it performs one RQR.

We remove all segments for error injections from fta-rSC13 to create another code called fta. The main loop again is associated with the matrix sizes. For each matrix size, it performs one QR followed by one RQR, which performs one QR and checkpointing. Then we remove the checkpointing segments from fta to get a code called la, which is similar to ScalAPACK QR. In this paper, we use the three codes fta-rSC13, fta, and la to conduct our experiments. They are strong-scaling codes.

The other application used in this paper is an FTI version of the MPI heat distribution code (HDC) [25], which computes the heat distribution over time based on a set of initial heat sources. FTI [7] leverages local storage, along with data replication and erasure codes, to provide several levels of reliability and performance. It provides four levels of checkpointing: local write (L1), partner copy (L2), Reed-Solomon coding (L3), and DFS write (L4). The four checkpointing levels correspond to coping with the four types of failures: no hardware failure (software failure), single-node failure, multiple-node failure, and all other failures that the lower levels cannot take care of, respectively. The checkpointing file size is 2 MB per MPI process. HDC is a compute-intensive, weak-scaling code.

While fault tolerance methods and power-capping techniques continue to evolve, tradeoffs among execution time, power efficiency, and resilience strategies are still not well understood. Fault tolerance studies focus mainly on the tradeoffs between execution time, fault tolerance overhead, and resiliency, whereas most power management studies focus on the tradeoffs between execution time and power. Understanding the tradeoffs among all these factors is crucial because future HPC systems will be built under both reliability and power constraints. Our previous work [60] presented an empirical study evaluating the runtime and power requirements of multilevel checkpointing MPI applications using FTI on four different parallel architectures. Recent research has focused on a theoretical analysis of energy and runtime for fault tolerance protocols [2] [38] [3] [19] [20] [52]. In this paper, we use FTLA and HDC for our modeling and prediction study.

3. System Architectures and Environments

We conduct our experiments on three parallel systems with different architectures: the Cray XC40 Theta [51] and IBM BG/Q Mira [40] at Argonne National Laboratory and the Intel Haswell cluster Shepard [50] at Sandia National Laboratories. Each Cray XC40 node has 64 compute cores: one Intel Phi Knights Landing (KNL) 7230 with the thermal design power (TDP) of 215 W, 32 MB of L2 cache, 16 GB of high-bandwidth in-package memory (MCDRAM), 192 GB of DDR4 RAM, and a 128 GB SSD. Each BG/Q node has 16 compute cores—one BG/Q PowerPC A2 1.6 GHz chip with the TDP of 55 W [7]) and shared L2 cache of 32 MB and 16 GB of memory. Each Haswell node has 32 compute cores—two Xeon E5-2698 V3 2.3 GHz chips with

![Figure 1. Control flow of the fta-rSC13 code](Image)
the TDP of 135 W per chip and shared L3 cache of 40 MB and 128 GB of memory.

Several vendor-specific power management tools exist, such as Cray’s CapMC and out-of-band and in-band power monitoring capabilities [37], IBM EMON API on BG/Q [7], Intel RAPL [47], and NVIDIA’s power management library [43]. In this work, we used simplified PoLiMEr [36] to measure power consumption for the node, CPU, and memory at the node level on Theta; we use MonEQ [56] to collect power profiling data on Mira; and we use PowerInsight [34] to measure the power consumption for the node, CPU, memory, and hard disk at the node level on Shepard.

PoLiMEr uses Cray’s CapMC to obtain power and energy measurements of the node, CPU, and memory on Theta. The power-sampling rate used is approximately 2 samples per second (default). On Mira, EMON API [7] provides 7 power domains to measure the power consumption for the node, CPU, memory, and network at the node-card level. The power-sampling rate used is approximately 2 samples per second (default). Each node-card consists of 32 nodes. To obtain the power consumption at the node level, we calculate the average power by dividing by 32. Hence, we conduct our experiments on multiple node-cards to obtain the power-profiling data. PowerInsight provides the measurement for 10 power rails for CPU, memory, disk, and motherboard on the Intel Haswell system Shepard. The power-sampling rate used is 1 sample per second (default).

4. Modeling and Prediction Using MuMMI

In this section we discuss our use of the three codes ftla-rSC13, ftla, and la with matrix sizes from 6,000 to 20,000 with a stride of 2,000 and a block size of 100 to conduct our FTLA experiments with a maximum of 5 error injections on each of the three computer platforms. We analyzed their performance and power characteristics and used the performance counter-based modeling tool MuMMI [58] [59] to model performance and power and to predict theoretical outcomes for the potential optimizations.

We used MuMMI with support of PoLiMEr, MonEQ, and PowerInsight to instrument these codes in order to collect performance data, power data, and performance counters on the Cray XC40 Theta, IBM BG/Q Mira, and Intel Haswell Shepard. We used the same default compiler options from the FTLA code ftla-rSC13 to compile the codes. We executed each application 14 times on each system to ensure the consistency of the results while collecting different sets of performance counters with a total of 40 performance counters for performance and power modeling. Since the variation of the application runtime is very small (less than 1%), we used the performance metrics corresponding to the smallest runtime for our work.

4.1. Cray XC40 Theta

Each XC40 node [51] has one Intel KNL, which brings in an on-package memory called Multi-Channel DRAM (MCDRAM) in addition to the traditional DDR4 RAM. MCDRAM has a high bandwidth (4 times more than DDR4 RAM) and low-capacity (16 GB) memory. MCDRAM can be configured as a shared L3 cache (cache mode) or as a distinct NUMA node memory (flat mode). The different memory modes make it challenging from a software perspective to understand the best mode for an application. We used the codes la and ftla to investigate the performance and power impacts under the cache and flat mode use of MCDRAM.

Figure 2 presents the performance and power comparison of la using the two memory modes on Theta, where the terms with -flat stand for using the flat mode and the terms without -flat stand for using the cache mode. The advantage of using MCDRAM as cache is that an application may run entirely in MCDRAM, improving the application performance significantly. We find that the application runtime using the cache mode is almost half of the runtime using the flat mode on 64 cores. Both runtimes are close as the number of cores increases to 1,024, however, because the application is strong scaling and the amount of workload per core decreases by 16 times. These results indicate that to take advantage of MCDRAM requires a large amount of workload per core. From the figure, we also observe that both node power consumptions are close. The CPU power for using the cache mode is higher, but the memory power for using the cache mode is much lower. Overall, using the cache mode results in lower energy consumption for these cases. We find the same trend for the code ftla shown in Figure 3. Therefore, in the remainder of this section, we use the cache mode for our experiments on Theta.

Figure 4 presents a performance comparison of the three codes on Theta, where ftla-1 stands for the code ftla-rSC13 with one error injection. We observe a proportional increase in application runtime with increasing numbers of error injections on up to 1,024 cores.

Figure 5 shows the average node power consumption on Theta. The node power consumption decreases with increasing numbers of cores because of the strong scaling and dynamic power management support. Further, we compare power over time for FTLA with one error injection and five error injections on 1,024 cores. As we can see in Figure 6, the CPU power mainly affects the node power changes for both cases. Because of the dynamic power...
management on Theta, during each matrix loop the power adjusts dynamically, increasing with the increase in matrix size from 6,000 to 20,000. The runtime mainly results in a large energy increase.

To develop accurate models of runtime and power consumptions for the code fta-rsSC13, we used the power and performance modeling tool MuMMI from our previous work [59] [58]. We collected 40 available performance counters on Theta with different system configurations (numbers of cores: 64, 128, 256, 512, and 1,024) and different numbers of error injections (1, 2, and 3) as a training set. We then used a Spearman correlation and principal component analysis (PCA) to identify the major performance counters ($r_1, r_2, ..., r_n$ ($n << 40$)), which are highly correlated with the metric: runtime, system power, CPU power, or memory power. Then we used a nonnegative multivariate regression analysis to generate our four models based on the small set of major counters and CPU frequency ($f$), as shown in Figure 7, where a numeric value is the coefficient for the counter in the corresponding model.

For the model of runtime $T$, we developed the following equation:

$$T = \beta_0 + \beta_1 * r_1 + \beta_2 * r_2 + ... + \beta_n * r_n + \beta * \frac{1}{f}. \quad (1)$$

Here, $T$ is the component predictor used to represent the value for runtime; the intercept is $\beta_0$; each $\beta_n$ represents the regression coefficient for performance counter $r_n$; and $\beta$ represents the coefficient for the CPU frequency. Equation 1 can be used to predict the runtime for larger numbers of error injections (4 or 5 error injections).

Similarly, we modeled CPU power consumption $P$ using the following equation:

$$P = \alpha_0 + \alpha_1 * r_1 + \alpha_2 * r_2 + ... + \alpha_n * r_n + \alpha * f^3. \quad (2)$$

Here, $P$ is the component predictor used to represent the value for the CPU power; the intercept is $\alpha_0$; each $\alpha_n$ represents the regression coefficient for performance counter $r_n$; and $\alpha$ represents the coefficient for the CPU frequency. Equation 2 can be used to predict the CPU power on larger numbers of error injections. Similarly, a multivariate linear
Table 1 shows the prediction error rates for the runtime and power of the application with 4 and 5 error injections using Equations 1 and 2. Overall, the prediction error rates (absolute values) are less than 3.3% in runtime. These rates indicate that our counter-based performance models are very accurate. The prediction error rates are less than 8.9% in node power, less than 6.3% in CPU power, and less than 7.9% in memory power. These performance and power models are generated from different system configurations and problem sizes, thus providing a broader understanding of the application’s usage of the underlying architectures. This in turn results in more knowledge about the application’s energy consumption on the given architecture.

Based on the models for runtime, node power, CPU power, and memory power, we identified the most significant performance counters for the application. Figure 8 shows the performance counter rankings of the four models using 12 different counters. We found that the L2 DCM (Level 2 data cache misses) and TLB DM (data translation lookaside buffer misses) contribute most in the runtime models; L2 DCM and L1 TCM (Level 1 cache misses) contribute most in the node power models; TLB DM and L1 TCM contribute most in CPU power models; and L2 STM (Level 2 store misses) contributes most in the memory power model. TLB DM is correlated with L1 TCM. Therefore, optimization efforts for the code should focus on the units associated with L2 DCM, TLB DM, and L2 STM on Theta. For instance, as shown in Figure 9, we used our what-if prediction system based on the four model equations to predict the theoretical outcomes of the possible optimization by reducing L2 DCM by 30%; the other counters may be changed based on the correlation with this counter. The theoretical improvement is 2.99% in runtime, 10.08% in node power, 7.44% in CPU power, and 7.10% in memory power. The default page size on Theta is 4 KB; but Theta supports several huge page sizes ranging from 2 MB to 2 GB. In order to reduce the TLB miss (TLB DM), the main kernel address space is mapped with huge pages—a single 2 MB huge page requires only a single TLB entry, while the same memory in 4 KB pages would need 512 TLB entries. Using the huge pages will result in application performance improvement.

**4.2. IBM Blue Gene/Q Mira**

To develop accurate models for runtime and power consumption on Mira, we collected 40 available performance counters with different system configurations (numbers of cores: 512, 1,024, 2,048, 4,096, 8,192, and 16,384) and different numbers of error injections (1, 2, and 3) as a training set. We then used MuMMI to generate our four models based on the small set of major counters and CPU frequency (f), as shown in Figure 10, where a numeric value is the coefficient for the counter in the corresponding model.

Table 2 shows the prediction error rates for the runtime and power of the application with 4 and 5 error injections using Equations 1 and 2. Overall, the prediction error rates in runtime are less than 0.1%. These indicate that our counter-based performance models are accurate. The prediction error rates are less than 5% in node power and less than 8.7% in memory power.
TABLE 2. PREDICTION ERROR RATES ON MIRA

<table>
<thead>
<tr>
<th>#Cores</th>
<th>ftila-4</th>
<th>ftila-5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Runtime</td>
<td>Node Power</td>
</tr>
<tr>
<td>512</td>
<td>0.009%</td>
<td>-3.40%</td>
</tr>
<tr>
<td>1024</td>
<td>0.018%</td>
<td>3.65%</td>
</tr>
<tr>
<td>2048</td>
<td>0.046%</td>
<td>3.21%</td>
</tr>
<tr>
<td>4096</td>
<td>0.035%</td>
<td>1.40%</td>
</tr>
<tr>
<td>8192</td>
<td>-0.021%</td>
<td>-0.50%</td>
</tr>
<tr>
<td>16384</td>
<td>0.076%</td>
<td>2.45%</td>
</tr>
</tbody>
</table>

Figure 11. Counter ranking on Mira in CPU power, and the error rates are less than 10% in memory power for most cases except 15.30% for ftila-4 on 2,048 cores.

Based on the models for runtime, node power, CPU power, and memory power, we identified the most significant performance counters for the application. Figure 11 shows the performance counter rankings of the four models using 9 different counters. We find that the BR_MSP (conditional branch instructions mispredicted) contributes most in the runtime model and is correlated with the counters SR_INS (store instructions), BR_TKN (conditional branch instructions taken), FP_INS (floating-point instructions), and RES_STL (cycles stalled on any resource); VEC_INS (vector/SIMD instructions, could include integer) contributes most in the node power and CPU power models; and FML_INS (floating-point multiply instructions) contributes most in the memory power model. VEC_INS and FML_INS are not correlated with any other counters. Therefore, optimization efforts for the code should focus on the units associated with BR_MSP, VEC_INS, and FML_INS on Mira. For instance, Mira features a quad floating-point unit that can be used to execute four-wide SIMD instructions or two-wide complex arithmetic SIMD instructions. In order to take advantage of vector instructions supported by BG/Q processors, the compiler options -qarch=ep and -qsimd=auto may be applied to compile the code to improve the energy efficiency. For instance, as shown in Figure 12, we use our what-if prediction system based on the four model equations to predict the theoretical outcomes of the possible optimization. By accelerating VEC_INS by 30%, the theoretical improvement is 0.15% in runtime, 1.29% in node power, 2.49% in CPU power, and 1.79% in memory power.

4.3. Intel Haswell Shepard

To develop accurate models for runtime and power consumption on Shepard, we used MuMMI to generate the four models based on the small set of major counters and CPU frequency (f), as shown in Figure 13 with the training dataset for different system configurations (numbers of cores: 32, 64, 128, 256, 512, and 1,024) and different numbers of error injections (1, 2, and 3).

Table 3 shows the prediction error rates for the runtime and power of the application with 4 and 5 error injections using Equations 1 and 2. Overall, the prediction error rates (absolute values) are less than 0.25% for runtime. These results indicate that our counter-based performance models are accurate. The prediction error rates are less than 7.3% for node power and less than 6.6% for CPU power; and the prediction error rates for memory power are less than 7.46% for most cases except 16.57% for ftila-4 and 12.88% for ftila-5 on 256 cores.

Based on the models for runtime, node power, CPU power, and memory power on Shepard.

TABLE 3. PREDICTION ERROR RATES ON SHEPARD

<table>
<thead>
<tr>
<th>#Cores</th>
<th>ftila-4</th>
<th>ftila-5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Runtime</td>
<td>Node Power</td>
</tr>
<tr>
<td>32</td>
<td>-0.05%</td>
<td>6.53%</td>
</tr>
<tr>
<td>64</td>
<td>0.06%</td>
<td>-3.07%</td>
</tr>
<tr>
<td>128</td>
<td>0.05%</td>
<td>-0.48%</td>
</tr>
<tr>
<td>256</td>
<td>0.02%</td>
<td>2.11%</td>
</tr>
<tr>
<td>512</td>
<td>-0.04%</td>
<td>-0.27%</td>
</tr>
<tr>
<td>1024</td>
<td>0.19%</td>
<td>-0.99%</td>
</tr>
</tbody>
</table>
power, and memory power, we identify the most significant performance counters for the application. Figure 14 shows the performance counter rankings of the four models using 13 different counters. The results show that the L2 ICN (Level 2 instruction cache misses) and L1 DCM (Level 1 data cache misses) contribute most in the runtime model; L2 TCM (Level 2 cache misses) and L1 ICM (Level 1 instruction cache misses) contribute most in the node power; L2 TCM and L1 TCM contribute most in CPU power model; and L2 ICM and L1 ICM contribute most in memory power model. L2 ICM is correlated with L1 TCM, and L2 TCM is correlated with L1 ICM. Therefore, optimization efforts for the code should focus on the units associated with L2 and L1 caches on Shepard. For instance, as shown in Figure 15, we use our what-if prediction system based on the four model equations to predict the theoretical outcomes of the possible optimization by reducing L2 TCM by 30%; the other counters may be changed based on the correlation with this counter. The theoretical improvement is 0.02% in runtime, 7.02% in node power, 6.79% in CPU power, and 14% in memory power. For instance, loop optimization methods such as loop blocking and unrolling may help improve the cache locality.

5. Modeling and Prediction Using 10 Machine Learning Methods

In this section we discuss our use of 10 machine learning (ML) methods from the R caret package [9] [32] to model and predict performance and power of FTLA and HDC. Our methodology is as follows. First, we use the datasets for FTLA or HDC as input to split the data into the training and test datasets based on the 80/20% rule and find out what the training and test datasets are by setting the seed 3456 of R’s random number generator set.seed() so that creating the random objects can be reproduced. Second, we apply the same training and test datasets to the 10 ML methods. Third, we use the same training and test datasets to build the performance and power models using MuMMI online. Fourth, we compare the prediction error rates for these methods using a violin plot from the R violin package [55], which is a combination of a box plot and a kernel density plot to visualize the distribution of the prediction error rates.

The 10 ML methods are described as follows.

**Random forest (RF)** [35] is a classification algorithm based on a forest of trees using random inputs, which was constructed in [4] as a tree-based model. A random forest model achieves the variance reduction by selecting strong, complex learners that exhibit low bias. This ensemble of many independent, strong learners yields an improvement in error rates.

**Gaussian process (GP)** [57] with radial basis function [31] is based on the assumption that adjacent observations should convey information about each other. It is assumed that the observed variables are normal and that the coupling between them takes place by means of the covariance matrix of a normal distribution. Using the kernel matrix as the covariance matrix is a convenient way of extending Bayesian modeling of linear estimators to nonlinear situations.

**eXtreme Gradient Boosting (xGB)** [12] is an efficient implementation of the gradient boosting framework in [11]. It provides a sparsity-aware algorithm for handling sparse data and a theoretically justified weighted quantile sketch for approximate learning.

**Stochastic gradient boosting (Sgb)** [18] is an implementation of extensions to the AdaBoost algorithm [16] and gradient boosting machine [17]. It includes regression methods for least squares, absolute loss, t-distribution loss, quantile regression, logistic, multinomial logistic, Poisson, Cox proportional hazards partial likelihood, AdaBoost exponential loss, Huberized hinge loss, and learning to rank measures.

**Cubist (Cub)** [33] is a regression model using rules with added instance-based corrections that combines the ideas in [45] and [46]. A cubist regression model is fit for each rule based on the data subset defined by the rules. The set of rules is pruned or possibly combined, and the candidate variables for the linear regression models are the predictors that were used in the parts of the rule that were pruned away.

**Ridge regression (RR)** [62] [29] adds a penalty on the sum of the squared regression parameters to create biased regression models. It reduces the impact of collinearity on model parameters. Combating collinearity by using biased models may result in regression models where the overall mean squared error is competitive.

**k-nearest neighbors (kNN)** [32] predicts a new sample using the k-closest samples from the training set. To predict a new sample for regression, it identifies that sample's k-nearest neighbors in the predictor space. The predicted
response for the new sample is then the mean of the k neighbors’ responses.

Support vector machine (SVM) with a linear kernel [31] is kernlab’s implementation of support vector machines [53]. It chooses a linear function in the feature space by optimizing some criterion over the sample.

Conditional Inference Tree (CIT) [28] embeds tree-structured regression models into a well-defined theory of conditional inference procedures. This non-parametric class of regression trees is applicable to all kinds of regression problems, including nominal, ordinal, numeric, and censored as well as multivariate response variables and arbitrary measurement scales of the covariates.

Multivariate adaptive regression (MAR) [39] builds a regression model using the techniques in [24]. It is an extension to linear regression that captures nonlinearities and interactions between variables.

5.1. FTLA

For FTLA with fixed problem size (matrix sizes from 6,000 to 20,000 with a stride of 2,000 and a block size of 100, strong scaling), we ran FTLA with five numbers of error injections (1, 2, 3, 4, and 5) on six different numbers of cores (32, 64, 128, 256, 512, and 1,024) with five CPU frequency settings (1.2, 1.5, 1.8, 2.1, and 2.3 GHz) to collect a total of 144 data samples on Shepard. Each data sample includes 53 variables such as application name, system name, number of cores, matrix sizes, stride size, block size, number of error injections, CPU frequency, 32 available performance counters, runtime, system power, CPU power, and memory power. The 32 performance counters are TOT_CYC, TOT_INS, L1_TCM, L2_TCM, L3_TCM, CA_SHR, BR_CN, BR_TKN, BR_NT, BR_MSP, CA_CLN, CA_ITV, RES_STL, L2_TCA, L1_STM, L2_TCW, L1_LDM, L2_DCA, L2_DCR, L2_DCW, L1_ICM, BR_INS, L1_DCM, L2_ICA, TLB_DM, TLB_IM, L2_DCM, L2_ICM, LD_INS, SR_INS, L2_LDM, and L2_STM. We then used TOT_CYC to normalize all the performance counters. We split the data as training and test datasets with the 80/20% rule so that the training dataset consisted of 116 samples and the test dataset of 28 samples. For fair comparison, we applied the same training and test datasets to all modeling methods.

Figure 16 shows the prediction error rates for the models in runtime, node power, CPU power, and memory power using MuMMI. The prediction error rates are between -0.41% and 0.37% in runtime and between -6.31% and 6.06% in node power. The mean error rate is 0.03% in runtime, -0.26% in node power, 0.93% in CPU power, and 1.00% in memory power. Overall, these predictions are accurate in runtime and power using MuMMI.

For simplicity, in this paper we use ML methods to model only the performance and node power. The violin plots in Figure 17 show the distribution of the performance prediction error rates for the 10 ML methods and MuMMI (MuM). We observe that Cub and xGB result in the lowest error rates in performance among the 10 ML methods. For the other ML methods, the maximum error rates are more than 50%. Overall, MuMMI outperforms all of them in performance prediction.

Figure 18 shows the node power prediction error rates using MuMMI and the 10 ML methods. We observe that the rates are between -15% and 30%. MAR, Cub, and xGB result in the lowest error rates in node power among the 10 ML methods and outperform MuMMI, although the node power prediction error rates using MuMMI are between -6.31% and 6.06%.

For simplicity, we chose the two ML methods—Cub and xGB—for an in-depth analysis of performance and power modeling and prediction.

Figure 19 shows the prediction error rates for runtime and node power models using Cub. The prediction error rates are between -45.75% and 27.88% in runtime and between -3.78% and 3.61% in node power. The mean error rate is -1.16% in runtime and -0.54% in node power. The performance model underpredicted for the worst case. Let’s look at how the variables contribute in the performance and node power models. To measure predictor importance for Cub models [32], we can enumerate how many times a
Figure 18. Prediction error rates (node power) for FTLA

Figure 19. Prediction error rates using Cubist

Figure 20. Variable importance for performance model of FTLA

Figure 21. Variable importance for node power model of FTLA

Figure 22 shows the prediction error rates for runtime and node power models using xGB. The prediction error rates are between -33.35% and 44.38% in runtime and between -5.71% and 2.85% in node power. The mean error rate is 0.27% in runtime and -1.32% in node power. Variable importance in boosting is a function of the reduction in the squared error. Figure 23 shows the top 31 most important predictors for the performance model of FTLA. Figure 24 shows the variable importance for the node power model of FTLA. We observe that the top 3 counters in the performance model are TLB_DM, L2_TCW, and L2_DCA; the top 3 counters in the power model are L2_TCM, L1_STM, and LD_INS. Overall, TLB, L2 cache, and L1 cache mainly impact the performance and power when using xGB. Similarly, we observe that the top 3 counters in the performance model are in the bottom of the counter list in the power model, and the top 3 counters in the power model are in the bottom of the counter list in the performance model. Comparing the importance results to Cub in Figure 20 and 21, we see that 2 of the top 5 counters are the same (L2_DCA and TLB_DM in the performance model; L2_TCM and L1_STM in the power model); however, the importance orderings are much different.

In summary, we find that TLB_DM is one of the dominant factors in the performance models and that L2_TCM is the dominant factor in the power models. These results also validate that L2_TCM is the dominant factor in the power
models using MuMMI, as shown in Figure 14. Since each ML method has a different way of learning the relationship between the predictors and the target object and provide different variable importance results, it is hard to identify which ML provides the most robust variable importance.

5.2. HDC

We ran HDC with a checkpointing file size of 2 MB per MPI process (weak scaling), with 10 different four-level checkpointing configurations on eight distinct numbers of cores (32, 64, 128, 256, 512, 640, 960, and 1,024) with a CPU frequency of 2.3 GHz. We collected a total 80 data samples. Each data sample had 54 variables, including application name, system name, number of cores, number of iterations, checkpointing file size, Levels 1–4 checkpoint, CPU frequency, 32 available performance counters, runtime, system power, CPU power, and memory power. We split the data into training and test datasets with the 80/20% rule so that the training dataset consisted of 64 samples and the test dataset of 16 samples. For fair comparison, we applied the same training and test datasets to all modeling methods.

Figure 25 shows the performance prediction error rates using the 10 ML methods and MuMMI (MuM). We observe that xGB results in the lowest error rates in the performance models among the 10 ML methods; for the other ML methods, the maximum error rates are more than 11%. The performance prediction error rates using MuMMI are between -9.07% and 3.60% in runtime. Overall, MuMMI outperforms all of them in performance prediction.

Figure 26 shows the node power prediction error rates using MuMMI and the 10 ML methods. We observe that the error rates are between -9% and 9%. The prediction error rates for node power are between -4.17% and 5.72% using xGB, and between -4.47% and 4.43% using kNN. kNN and xGB have the lowest error rates in node power among the 10 ML methods and outperform MuMMI, although the node power prediction error rates using MuMMI are between -5.07% and 6.56%.

6. Conclusions

In this paper, we used MuMMI and 10 ML methods to model, predict, and compare the performance and power of...
FTLA and HDC. Our experiment results show that the predicted error rates in performance and power using MuMMI are less than 10% for most cases. Based on the models for runtime, node power, CPU power, and memory power, we identified the most significant performance counters for potential optimization efforts associated with the application characteristics and the target computer platforms, and we used our what-if prediction system to predict the theoretical performance and power of a possible application optimization. These performance and power models were generated from different system configurations and problem sizes, thus providing a broader understanding of the application’s usage of the underlying architectures. This in turn results in more knowledge about the application’s energy consumption on a given architecture.

When we compare the prediction accuracy using MuMMI with that using the 10 ML methods, we observe that MuMMI results in more accurate prediction in both performance and power. Since the 10 ML methods each have their own way of learning the relationship between the predictors and the target object and provide different variable importance, it is hard to identify which ML provides the most robust variable importance for potential improvements. To address this issue, we plan to utilize ensemble learning to combine these ML methods, with the aim of providing more accurate models and obtaining better variable importance needed for latent variable modeling. Performance and power modeling tools such as MuMMI can help in application optimizations for energy efficiency, power, or energy-aware job schedulers and system performance and power tuning. Moreover, the general methodology presented in this paper can be applied to large-scale scientific applications [59] and deep learning applications [61] on other parallel systems.

Acknowledgments

This work was supported in part by Laboratory Directed Research and Development (LDRD) funding from Argonne National Laboratory, provided by the Director, Office of Science, of the U.S. Department of Energy under contract DE-AC02-06CH11357, and in part by NSF grants CCF-1801856 and 1618776. We acknowledge Argonne Leadership Computing Facility for use of Cray XC40 Theta and Blue Gene/Q Mira under the DOE INCITE project PEACES and ALCF project EE-EC3, and Sandia National Laboratories for use of Intel Haswell Shepard testbed.

References

[10] Z. Chen and J. Dongarra, Algorithm-based checkpoint-free fault tolerance for parallel matrix computations on volatile resources. In IPDPS’06.


[61] X. Wu, V. Taylor, J. M. Wozniak, R. Stevens, T. Brettin, and F. Xia, Performance, energy, and scalability analysis and improvement of parallel cancer deep learning CANDLE benchmarks. In the 48th International Conference on Parallel Processing, Kyoto, Japan, August 5–8, 2019.