

## Early Experiences Evaluating the HPE/Cray Ecosystem for AMD GPUs

Verónica G. Melesse Vergara Reuben D. Budiardja Wayne Joubert *Oak Ridge National Laboratory* 

Cray User Group 2021 May 3, 2021 Virtual

ORNL is managed by UT-Battelle, LLC for the US Department of Energy




#### Outline


- The Oak Ridge Leadership Computing Facility (OLCF)
- Background & Motivation
- Experimental Methods
  - Target Systems
  - Programming Models
- Results
- Lessons Learned
- Summary




# The U.S. Department of Energy Office of Science and its role in computing



- DOE is leader in open High-Performance Computing
- Provide the world's most powerful computational tools for open science
- Access is free to researchers who publish
- Boost US competitiveness





NERSC Cori is 30 PF



ALCF Theta is 12 PF



OLCF Summit is 200 PF





- Transitioning from Titan to Summit was fairly straightforward as they both use NVIDIA GPUs
- Transitioning from Summit to Frontier will require porting efforts from application teams
  - Understanding the maturity of the tools available and learning from porting experiences will be key for the OLCF user community



#### Systems

Summit Spock 900 GB/s 900 GB/s HBM 16 GB HBM 16 GB GPU 7 TF DRAM DRAM GPU 7 TF 256 GB 256 GB 50 GB/s 50 GB/s 170 GB/s 170 GB/s Physical CPU Core ID (hw thread ID, hw thread ID) 50 GB/s 50 GB/s Out to network PCle Gen4 (32+32 GB/s) 900 GB/s 900 GB/s Infinity Fabric (46+46 GB/s) 64 50 GB/s 50 GB/s NVMe SSD NVMe SSD HBM 16 GB GB/s HBM 16 GB Slingshot-10 (12.5+12.5 GB/s) GPU 7 TF NIC GPU 7 TF (3.2 TB) (3.2 TB)  $\rightarrow$ P9 P9 16 GBIS 16 GBIS GB/s GB/s 50 GB/s 50 GB/s MI100 GPU MI100 GPU 20 50 **32 GB HBM2** 32 GB HBM2 900 GB/s 900 GB/s (1.2 TB/s) 256 GB (DDR4) (5/89 502) HBM 16 GB HBM 16 GB GPU 7 TF GPU 7 TF NIC 64-core AMD Rome MI100 GPU MI100 GPU 12.5 GB/s 12.5 GB/s 32 GB HBM2 32 GB HBM2 6.0 GB/s Read NVM 2.1 GB/s Write TF 42 TF (6x7 TF) → HBM/DRAM Bus (aggregate B/W) HBM 96 GB (6x16 GB) NVLINK DRAM 512 GB (2x16x16 GB) X-Bus (SMP) NET 25 GB/s (2x12.5 GB/s) PCIe Gen4 MMsg/s 83 ----- EDR IB



5


# GenASiS (General Astrophysics Simulation System)

- Use GenASiS Basics for this work: a simplified version of divergence solvers without the sophistication of multi-patches meshes and other physics modules (self-gravity, radiations, nuclear EoS, ...)
- GenASiS Basics: OpenMP offload and CUDA versions for performance testing
- OpenMP Porting is largely straightforward, except for
  - Different mapping of directives to threads, need simd in CCE
    !\$OMP target teams distribute simd
  - Not yet implemented default mapping rule for reduction variable in CCE, need explicit mapping
  - Uncovered several Fortran and OpenMP bugs
- CUDA (V100) to HIP (MI100) porting:
  - No Unified Memory support used to move array indices and offset

**CAK RIDGE** National Laboratory

#### GenASiS Basics: RiemannProblem 3D, 256^3 per GPU, 1 process, 50 cycles

Kernel and data transfer timings: lower is better




Kernels

#### GenASiS Basics: RiemannProblem 3D, 256^3 per GPU, 1 process, 50 cycles

Kernel and data transfer timings: lower is better

Summit XL OpenMP V100 Summit CUDA V100 Spock CCE OpenMP MI100 Spock ROCm HIP MI100



8

## Minisweep

Overview

- Minisweep is an Sn radiation transport miniapp corresponding to the Denovo radiation transport code (part of Exnihilo package)
- written in C, supports OpenMP 3.1, CUDA, OpenACC, OpenMP offload, now HIP

Porting experience:


- code already had CUDA constructs (mostly) in single file, using #ifdefs
- easy to manually port to HIP since API mostly isomorphic to CUDA
- a few differences, like \_\_CUDA\_ARCH\_\_vs. \_\_HIP\_DEVICE\_COMPILE\_\_, kernel launch syntax
- used early version of HIPLOCALConfig.cmake, made adjustments to CMakeLists.txt
- overall straightforward experience



### Minisweep

#### **Performance Results**

- preliminary findings
- run on 1 rank, 1 GPU, different grid sizes
- typical memory-bound performance, ~ 5% of FP peak
- MI100 and V100 qualitatively similar
- larger MI100 memory allows larger problem size
- performance better for larger problems -- amortized overheads
- slower Spock performance may be due to various reasons, possibly PCIe rate





# Sparkler: Porting Experience

#### Overview

**CAK RIDGE** National Laboratory


- Mini-application for the CoMet<sup>\*</sup> computational genomics code
- Dense matrix-matrix multiplication for small integer elements


Porting experience to HIP:

- Code already supported CUDA
- Fairly straightforward though some options not directly translatable
- Started with hipify-perl script provided in ROCm 4.1.0
- Exact translation for the following were not available:
  - CUBLAS\_GEMM\_ALGO4\_TENSOR\_OP -> HIPBLAS\_GEMM\_DEFAULT
  - CUBLAS TENSOR OP MATH -> removed
  - cublasSetMathMode -> removed
- HIP build uses ROCm 4.1.0 and PrgEnv-cray 8.0.0 (default on Spock)
- CUDA build uses CUDA 11.0.3, GCC 9.1.0, and ESSL 6.3.0 (default on Peak)

## Sparkler: Results

- Experiments on a single node of each system
- Comparable performance for 1 and 2 devices
- Initially observed performance degradation for 4 GPU case
  - Utilizing SLURM GPU binding capabilities partially addresses the issue
- Better performance on Spock for larger problems -- amortized overheads









#### Conclusions

- The porting process from NVIDIA to AMD GPU platforms is fairly straightforward
  - Functionality can be obtained by both manual or script-aided ports from CUDA to HIP
  - OpenMP offloading requires minimal changes particularly with mapping
- Obtaining comparable performance "out of the box" is possible for specific cases even in the controlled environment of these mini-apps
- Additional tuning and potential code changes needed depending on the use case
- Further investigation being done to understand performance degradation of specific kernels of GenASiS, minisweep, and small Sparkler problems



### Thank you! Questions?



