



# Hiding I/O using SMT on the ARCHER2 HPC Cray EX system

Shrey Bhardwaj Paul Bartholomew Mark Parsons

EPCC, University of Edinburgh

May 9, 2023



0archer2

1/30









#### 4 Conclusions



<sup>1</sup>https://doi.org/10.5281/zenodo.7898885

• Hypothesis: Can hyperthreads be used as an I/O server to gain additional "effective" bandwidth?

- Hypothesis: Can hyperthreads be used as an I/O server to gain additional "effective" bandwidth?
- Developed iocomp library<sup>1</sup>
- Compared performance of mapping dedicated I/O server on SMT cores against other configurations
- Benchmarks used: STREAM<sup>2</sup> and HPCG<sup>3</sup>

<sup>&</sup>lt;sup>1</sup>https://github.com/iocomp-org/iocomp.git

<sup>&</sup>lt;sup>2</sup>https://github.com/jeffhammond/STREAM.git

<sup>&</sup>lt;sup>3</sup>https://github.com/hpcg-benchmark/hpcg.git

## ARCHER2 hardware<sup>1</sup>

- HPE CRAY system
- 5860 nodes
- 2× AMD EPYC<sup>™</sup> 7742, 2.25 GHz, 64-core
- Memory/node = 256GiB
- Memory/core = 2GiB
- 128 cores, 256 threads (including SMT) per node

epcc

<sup>&</sup>lt;sup>1</sup>https://docs.archer2.ac.uk

- HPE CRAY system
- 5860 nodes
- 2× AMD EPYC<sup>™</sup> 7742, 2.25 GHz, 64-core
- Memory/node = 256GiB
- Memory/core = 2GiB
- 128 cores, 256 threads (including SMT) per node
- Rank of SMT = 128 + rank of core *within* a node

Package L≢0								
Group0								
NUMANode L#0 P#0 (62GB)								
L3 (16MB)				L3 (16MB)				
L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	
L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	
L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	
Core L#0 PU L#0 P#0 PU L#1 P#128	Core L#1 PU L#2 P#1 PU L#3 P#129	Core L#2 PU L#4 P#2 PU L#5 P#130	Core L#3 PU L#6 P#3 PU L#7 P#131	Core L#4 PU L#8 P#4 PU L#9 P#132	Core L#5 PU L#10 P#5 PU L#11 P#133	Core L#6 PU L#12 P#6 PU L#13 P#134	Core L#7 PU L#14 P#7 PU L#15 P#135	
L3 (16MB)			L3 (16MB)					
L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	
L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	
L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	
Core L#8 PU L#16 P#8 PU L#17 P#136	Core L#9 PU L#18 P#9 PU L#19 P#137	Core L#10 PU L#20 P#10 PU L#21 P#138	Core L#11 PU L#22 P#11 PU L#23 P#139	Core L#12 PU L#24 P#12 PU L#25 P#140	Core L#13 PU L#26 P#13 PU L#27 P#141	Core L#14 PU L#28 P#14 PU L#29 P#142	Core L#15 PU L#30 P#15 PU L#31 P#143	

Istopo output clip for ARCHER2.

epcc

<sup>&</sup>lt;sup>1</sup>https://docs.archer2.ac.uk







#### 4 Conclusions

- $\bullet\,$  Framework created to enable splitting of processes into I/O and compute servers^1
- After splitting processes, I/O server gathers data using MPI asynchronous sends from the client process
- Compute server is the client process
- Benchmarks used as client process include HPCG, HPL and STREAM

<sup>&</sup>lt;sup>1</sup>https://github.com/iocomp-org/iocomp.git













iocomp



Shrey Bhardwaj (EPCC)

 $\begin{array}{c}
 1 \\
 2 \\
 3 \\
 4 \\
 5 \\
 6 \\
 7
 \end{array}$ 

MPI_Con	nm iocomj	pInit(st	ruct io	comp_par	ams *io	compParams	, MPI_	Comm	comm,	bool F	'LAG,
	in	t ioLibN	um, int	fullNod	e)						
// ioc	mpParam	s is stri	icture j	for the	library						
// com	n is the	global d	communic	cator							
// FLA	; is used	to swi	tch betu	veen the	direct	synchronou	s and	the	asynch	nronous	I/0
// ioL	ibNum is	used to	select	the I/O	library	y -					
// ful	Node is	used to	specify	, number	of rank	ks placed i	n 1 n	ode			

1 2 3 MPI\_Comm iocompInit(struct iocomp\_params \*iocompParams, MPI\_Comm comm, bool FLAG, int ioLibNum, int fullNode) // MPI\_Comm will be the new "global" communicator for the client process

```
for(;;) {
 1
 \mathbf{2}
               MPI_Probe();
 3
               len = MPI_Get_count();
 4
               if (len > 0) {
 \mathbf{5}
                    MPI_Recv();
 6
                    write_data();
 7
                }
 8
               else {
 9
               // Recieved ghost message, exit.
10
                    break();
11
                }
12
           }
```

```
// find closest sq root
          root = sqrt(dataSize);
 2
          // if its a perfect square
 3
          if(root*root == dataSize) {
 4
 \mathbf{5}
           dim[0] = root;
 6
           dim[1] = root;
 7
          }
 8
          // if square root is a factor
 9
          else if(dataSize%root == 0) {
10
           dim[0] = root;
11
           dim[1] = dataSize/root:
12
          3
13
          // else search for closest factors
14
          else f
15
          for(int i = 1; i < root; i++) {</pre>
            if(dataSize%(root-i) == 0) {
16
17
             \dim[0] = (root-i);
18
             dim[1] = dataSize/(root-i);
19
             break:
20
            }
21
           3
22
```

#### HT flag disabled

- Sequential
  - $\,\circ\,$  Default case, with sequential compute and I/O processing

#### HT flag disabled

- Sequential
  - $\,\circ\,$  Default case, with sequential compute and I/O processing

#### HT flag enabled

- Consecutive
  - $\circ~$  Uses 2x number of cores as sequential, without SMT
  - $\circ~$  Compute and I/O processes are placed on separate cores

#### HT flag disabled

- Sequential
  - $\,\circ\,$  Default case, with sequential compute and I/O processing

#### HT flag enabled

- Consecutive
  - Uses 2x number of cores as sequential, without SMT
  - $\circ~$  Compute and I/O processes are placed on separate cores
- Hyperthread
  - $\circ~$  Uses the same number of physical cores as sequential, with SMT
  - $\,\circ\,$  Corresponding SMT cores as I/O processes

### ${\sf HT} \ {\sf flag} \ {\sf disabled}$

- Sequential
  - $\circ~$  Default case, with sequential compute and I/O processing

#### HT flag enabled

- Consecutive
  - Uses 2x number of cores as sequential, without SMT
  - $\circ~$  Compute and I/O processes are placed on separate cores
- Hyperthread
  - $\circ~$  Uses the same number of physical cores as sequential, with SMT
  - $\circ~$  Corresponding SMT cores as I/O processes
- Oversubscribe
  - $\circ~$  Uses the same number of cores as sequential without SMT
  - $\circ~$  Compute and I/O processes are placed on the same cores

epcc	
------	--

Number of nodes	MPI size	Division of MPI processes				
		Compute	I/O			
1	128	0-63	64-127			
2	256	0-127	128-255			
2	201	0-127,	128-255,			
5	304	256-319	320-383			
Λ	512	0-127,	128-255,			
4		256-383	384-511			

Table: Division of MPI processes under different MPI sizes with a "fullNode" value of 128.

- Representing an extreme end of memory-bound computational kernel
- Contiguous memory access runs at limit of largest level in memory hierarchy used
- Implemented as a test case for the iocomp library under stream directory

<sup>&</sup>lt;sup>1</sup>https://github.com/iocomp-org/iocomp.git

```
epcc
```

```
for(i=0;i<LOOPCOUNT;i++){</pre>
 1
 2
          copy(C) + test_triad(A)
          if ((i+1)%WRITE FREQ == 0){
 3
 4
              wait triad(A)
              send_copy(C)
          3
 6
 7
          scale(B) + test copv(C)
 8
          if (i%WRITE FREQ == 0){
 9
              wait_copy(C)
10
              send_scale(B)
11
          }
          add(C) + test scale(B)
12
13
          if (i%WRITE FREQ == 0){
14
              wait_scale(B)
15
              send_add(C)
16
          3
17
          triad(A) + test add(C)
18
          if (i%WRITE_FREQ == 0){
19
              wait_add(C)
              send triad(A)
20
21
          }
22
      3
```

```
add(c, a, b ...)
{
    for(int i = 0; i<size; i++)
    {
        c[i] = a[i] + b[i];
        if(i%WRITE_FREQ == 0)
        {
            dataSendTest(...);
        }
    }
}</pre>
```

STREAM add kernel.

#### STREAM overview.

1

 $\mathbf{2}$ 

з

4

6

7

8

9

10

11

- More representative of typical HPC applications
  - combining multigrid preconditioner and Conjugate Gradient solver
  - adds indirection and communication
- Another example of a memory-bound program

<sup>&</sup>lt;sup>1</sup>https://github.com/iocomp-org/iocomp-hpcg.git

## **HPCG** integration

```
initialise_matrix();
 1
     for(i=0;i<numberOfCgSets ;i++) // numberOfCgSets=10</pre>
 2
3
     ſ
 4
      dataSend(matrix...);
                                      Send time
5
6
7
      ZeroVector(x)
8
     dataSendTest(matrix...);
CG(A,x,...);
9
                                   Compute time
10
      testnorms_data.values;
11
12
13
      dataWait(matrix...);
14
                                      Wait time
15
      testnorms();
16
     }
17
```







#### 4 Conclusions



Number of compute processes

STREAM wall time comparison using MPIIO comparing oversubscribe mapping to the other mappings with local size 0.125GiB.



Number of compute processes

Wall time comparison between STREAM runs using MPIIO I/O backend with "MPI\_Test" enabled and disabled for a local size of 0.125GiB.



Number of compute processes

STREAM wall time comparison using different I/O libraries for local size of 0.125GiB.



Number of compute processes - ADIOS2\_HDF5

Breakdown of compute time vs I/O time for local size 0.125GiB.

Shrey Bhardwaj (EPCC)



HPCG effective bandwidth 1.69GiB local size.



Number of nodes each with 16 compute processes

Breakdown of compute time vs I/O time for HPCG with 1.69GiB local size.

epcc



MAP breakdown of Sequential run using HPCG with local size 0.125GiB. MAP breakdown of Hyperthread run using HPCG with local size  $0.125 GiB^1$ .

 $<sup>^{1}</sup>$ To note: these timing proportions should be multiplied by 2 to get the total time of writing due to the averaging being used per node by MAP









- $\bullet$  iocomp was created to compare different mappings for an I/O server
  - Different cases considered; Hyperthread, Consecutive, Oversubscribe and Sequential
  - $\circ~$  Different I/O backends were also tested with these mappings
  - $\circ~$  HPCG and STREAM benchmarks were tested
  - $\circ~$  Consecutive was the best performer, and hyperthreads performance was dependent on the I/O backend used

- $\bullet$  iocomp was created to compare different mappings for an I/O server
  - Different cases considered; Hyperthread, Consecutive, Oversubscribe and Sequential
  - $\circ~$  Different I/O backends were also tested with these mappings
  - $\circ~$  HPCG and STREAM benchmarks were tested
  - $\circ~$  Consecutive was the best performer, and hyperthreads performance was dependent on the I/O backend used
- Future work
  - Hyperthread implementation would be more optimised with a shared memory access
  - $\circ~$  FEniCSx, a PDE solver will be integrated and tested using iocomp
  - $\circ~$  Checkpointing simulations will be tested with the library

I would like to thank Dr. Paul Bartholomew, Prof. Mark Parsons and EPCC for guidance and suggestions.

This work used the ARCHER2 UK National Supercomputing Service <sup>1</sup> and was supported by an EPCC funded studentship as part of the ASiMoV project (EP/S005072/1).

<sup>&</sup>lt;sup>1</sup>https://www.archer2.ac.uk



QR code for iocomp-org



QR code for iocomp-org

- $\rightarrow\,$  email: shrey.bhardwaj@ed.ac.uk
- $\rightarrow$  iocomp: https://github.com/iocomp-org/iocomp.git

Shrey Bhardwaj (EPCC)



## ARM MAP Analysis





Time steps, dashed line for sequential and solid line for hyperthread